Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014

SN74LVC1G32 Single 2-Input Positive-OR Gate

1 Features 3 Description
1• Available in the Ultra-Small 0.64 mm 2 This single 2-input positive-OR gate is designed for
Package (DPW) with 0.5-mm Pitch 1.65-V to 5.5-V VCC operation.
• Supports 5-V VCC Operation The SN74LVC1G32 device performs the Boolean
• Inputs Accept Voltages to 5.5-V function Y = A + B or Y = A • B in positive logic.
• Supports Down Translation to VCC The CMOS device has high output drive while
• Max tpd of 3.6 ns at 3.3-V maintaining low static power dissipation over a broad
VCC operating range.
• Low Power Consumption, 10-µA Max ICC
• ±24-mA Output Drive at 3.3-V The SN74LVC1G32 device is available in a variety of
packages, including the ultra-small DPW package
• Ioff Supports Live Insertion, Partial-Power-Down with a body size of 0.8 × 0.8 mm.
Mode, and Back-Drive Protection
• Latch-Up Performance Exceeds 100 mA Per Device Information(1)
JESD 78, Class II DEVICE NAME PACKAGE BODY SIZE
• ESD Protection Exceeds JESD 22 SOT-23 (5) 2.9mm × 1.6mm
– 2000-V Human-Body Model (A114-A) SC70 (5) 2.0mm × 1.25mm

– 200-V Machine Model (A115-A) SN74LVC1G32 SON (6) 1.45mm × 1.0mm

SON (6) 1.0mm × 1.0mm
– 1000-V Charged-Device Model (C101)
X2SON (4) 0.8mm × 0.8mm
2 Applications (1) For all available packages, see the orderable addendum at
the end of the data sheet.
• AV Receiver
• Blu-ray Player and Home Theater
• Digital Picture Frame (DPF)
• Embedded PC
• IP Phone: Wireless
• High-Speed Data Acquisition and Generation
• Motor Control: High-Voltage
• Optical Networking: Video Over Fiber and EPON
• Personal Navigation Device (GPS)
• Portable Media Player
• Private Branch Exchange (PBX)
• Server PSU
• SSD: Internal and External
• TV: LCD/Digital and High-Definition (HDTV)
• Telecom Shelter: Power Distribution Unit (PDU),
Power Monitoring Unit (PMU), Wireless Battery
Monitoring, Remote Electrical Tilt Unit (RET),
Remote Radio Unit (RRU), Tower Mounted
Amplifier (TMA)
• Video Conferencing: IP-Based HD
• Vector Signal Analyzer and Generator
• WiMAX and Wireless Infrastructure Equipment
• Wireless Headset, Keyboard, Mouse, and
Repeater

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

Table of Contents
1 Features .................................................................. 1 8 Detailed Description ............................................ 10
2 Applications ........................................................... 1 8.1 Overview ................................................................. 10
3 Description ............................................................. 1 8.2 Functional Block Diagram ....................................... 10
4 Revision History..................................................... 2 8.3 Feature Description................................................. 10
8.4 Device Functional Modes........................................ 10
5 Pin Configuration and Functions ......................... 3
6 Specifications......................................................... 4 9 Application and Implementation ........................ 11
9.1 Application Information............................................ 11
6.1 Absolute Maximum Ratings ..................................... 4
9.2 Typical Application ................................................. 11
6.2 Handling Ratings....................................................... 4
6.3 Recommended Operating Conditions ...................... 5 10 Power Supply Recommendations ..................... 12
6.4 Thermal Information .................................................. 5 11 Layout................................................................... 12
6.5 Electrical Characteristics........................................... 6 11.1 Layout Guidelines ................................................. 12
6.6 Switching Characteristics, CL = 15 pF ...................... 6 11.2 Layout Example .................................................... 12
6.7 Switching Characteristics, 1.8 V and 2.5V................ 6 12 Device and Documentation Support ................. 13
6.8 Switching Characteristics, 3.3 V and 5 V.................. 7 12.1 Trademarks ........................................................... 13
6.9 Operating Characteristics.......................................... 7 12.2 Electrostatic Discharge Caution ............................ 13
6.10 Typical Characteristics ............................................ 7 12.3 Glossary ................................................................ 13
7 Parameter Measurement Information .................. 8 13 Mechanical, Packaging, and Orderable
Information ........................................................... 13

4 Revision History
Changes from Revision T (March 2014) to Revision U Page

• Updated Features, Description, and Device Information table............................................................................................... 1

• Added Pin Functions table. .................................................................................................................................................... 3
• Added Thermal Information table. ......................................................................................................................................... 5
• Added Detailed Description section. .................................................................................................................................... 10
• Added Application and Implementation section. ................................................................................................................. 11
• Added Layout section. ......................................................................................................................................................... 12

Changes from Revision S (July 2013) to Revision T Page

• Updated Features. .................................................................................................................................................................. 1

• Added Applications. ................................................................................................................................................................ 1
• Added Device Information table. ............................................................................................................................................ 1
• Added DPW Package. ........................................................................................................................................................... 3
• Moved Tstg to Handling Ratings table. .................................................................................................................................... 4

Changes from Revision R (June 2013) to Revision S Page

• Added parameter values for –40 to 125°C temperature ratings............................................................................................. 6

Changes from Revision Q (November 2012) to Revision R Page

• Deleted Ordering Information table. ....................................................................................................................................... 1

2 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

5 Pin Configuration and Functions

DBV PACKAGE DCK PACKAGE DRL PACKAGE DSF PACKAGE
(TOP VIEW) (TOP VIEW) (TOP VIEW) (TOP VIEW)

A 1 5 VCC A 1 5 VCC A 1 6 VCC

A 1 5 VCC
B 2 B 2 5 NC
B 2 GND 3 4 Y
B 2 GND 3 4 Y
GND 3 4 Y

GND 3 4 Y
DPW PACKAGE YZP PACKAGE DRY PACKAGE
(TOP VIEW) (BOTTOM VIEW) (TOP VIEW)

B 1 5 VCC GND Y
GND 3
3 4
A 1 6 VCC
A 2 4 Y
B 2
B 2 5 NC
NC – No internal connection A 1 5 VCC
GND 3 4 Y
See mechanical drawings for dimensions.

Pin Functions
PIN
DBV, DCK, DESCRIPTION
NAME DRY, DSF DPW
DRL, YZP
A 1 1 2 Input
B 2 2 1 Input
GND 3 3 3 Ground
Y 4 4 4 Output
VCC 5 6 5 Power pin
NC – 5 – Not connected

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: SN74LVC1G32
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
VCC Supply voltage range –0.5 6.5 V
(2)
VI Input voltage range –0.5 6.5 V
VO Voltage range applied to any output in the high-impedance or power-off state (2) –0.5 6.5 V
VO Voltage range applied to any output in the high or low state (2) (3) –0.5 VCC + 0.5 V
IIK Input clamp current VI < 0 –50 mA
IOK Output clamp current VO < 0 –50 mA
IO Continuous output current ±50 mA
Continuous current through VCC or GND ±100 mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of VCC is provided in the Recommended Operating Conditions table.

6.2 Handling Ratings

PARAMETER DEFINITION MIN MAX UNIT
Tstg Storage temperature range –65 150 °C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) 0 2
Electrostatic
V(ESD) Charged device model (CDM), per JEDEC specification JESD22-C101, all kV
discharge 0 1
pins (2)

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

4 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Operating 1.65 5.5
VCC Supply voltage V
Data retention only 1.5
VCC = 1.65 V to 1.95 V 0.65 × VCC
VCC = 2.3 V to 2.7 V 1.7
VIH High-level input voltage V
VCC = 3 V to 3.6 V 2
VCC = 4.5 V to 5.5 V 0.7 × VCC
VCC = 1.65 V to 1.95 V 0.35 × VCC
VCC = 2.3 V to 2.7 V 0.7
VIL Low-level input voltage V
VCC = 3 V to 3.6 V 0.8
VCC = 4.5 V to 5.5 V 0.3 × VCC
VI Input voltage 0 5.5 V
VO Output voltage 0 VCC V
VCC = 1.65 V –4
VCC = 2.3 V –8
IOH High-level output current –16 mA
VCC = 3 V
–24
VCC = 4.5 V –32
VCC = 1.65 V 4
VCC = 2.3 V 8
IOL Low-level output current 16 mA
VCC = 3 V
24
VCC = 4.5 V 32
VCC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V 20
Δt/Δv Input transition rise or fall rate VCC = 3.3 V ± 0.3 V 10 ns/V
VCC = 5 V ± 0.5 V 5
TA Operating free-air temperature –40 125 °C

(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

SN74LVC1G32
THERMAL METRIC (1) DBV DCK DRL DRY YZP DPW UNIT
5 PINS 5 PINS 5 PINS 6 PINS 5 PINS 4 PINS
RθJA Junction-to-ambient thermal resistance 229 278 243 439 130 340
RθJCtop Junction-to-case (top) thermal resistance 164 93 78 277 54 215
RθJB Junction-to-board thermal resistance 62 65 78 271 51 294
°C/W
ψJT Junction-to-top characterization parameter 44 2 10 84 1 41
ψJB Junction-to-board characterization parameter 62 64 77 271 50 294
RθJCbot Junction-to-case (bottom) thermal resistance – – – – – 250

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: SN74LVC1G32
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)
–40°C to 125°C
–40°C to 85°C
PARAMETER TEST CONDITIONS VCC RECOMMENDED UNIT
MIN TYP (1) MAX MIN TYP MAX
IOH = –100 µA 1.65 V to 5.5 V VCC – 0.1 VCC – 0.1
IOH = –4 mA 1.65 V 1.2 1.2
IOH = –8 mA 2.3 V 1.9 1.9
VOH V
IOH = –16 mA 2.4 2.4
3V
IOH = –24 mA 2.3 2.3
IOH = –32 mA 4.5 V 3.8 3.8
IOL = 100 µA 1.65 V to 5.5 V 0.1 0.1
IOL = 4 mA 1.65 V 0.45 0.45
IOL = 8 mA 2.3 V 0.3 0.4
VOL V
IOL = 16 mA 0.4 0.5
3V
IOL = 24 mA 0.55 0.65
IOL = 32 mA 4.5 V 0.55 0.65
II A or B inputs VI = 5.5 V or GND 0 to 5.5 V ±5 ±5 µA
Ioff VI or VO = 5.5 V 0 ±10 ±25 µA
ICC VI = 5.5 V or GND, IO = 0 1.65 V to 5.5 V 10 10 µA
One input at VCC – 0.6 V,
ΔICC 3 V to 5.5 V 500 500 µA
Other inputs at VCC or GND
Ci VI = VCC or GND 3.3 V 4 4 pF

(1) All typical values are at VCC = 3.3 V, TA = 25°C.

6.6 Switching Characteristics, CL = 15 pF

over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 3)
–40°C to 85°C
FROM TO VCC = 1.8 V VCC = 2.5 V VCC = 3.3 V VCC = 5 V
PARAMETER UNIT
(INPUT) (OUTPUT) ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V
MIN MAX MIN MAX MIN MAX MIN MAX
tpd A or B Y 1.9 7.2 0.8 4.4 0.9 3.6 0.8 3.4 ns

6.7 Switching Characteristics, 1.8 V and 2.5V

over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (1) (see Figure 4)
–40°C to 125°C –40°C to 125°C
–40°C to 85°C –40°C to 85°C
RECOMMENDED RECOMMENDED
FROM TO
PARAMETER VCC = 1.8 V VCC = 1.8 V VCC = 2.5 V VCC = 2.5 V UNIT
(INPUT) (OUTPUT)
± 0.15 V ± 0.15 V ± 0.2 V ± 0.2 V
MIN MAX MIN MAX MIN MAX MIN MAX
tpd A or B Y 2.8 8 2.8 9 1.2 5.5 1.2 6 ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

6.8 Switching Characteristics, 3.3 V and 5 V

over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (1) (see Figure 4)
–40°C to 125°C –40°C to 125°C
–40°C to 85°C –40°C to 85°C
RECOMMENDED RECOMMENDED
FROM TO
PARAMETER VCC = 3.3 V VCC = 3.3 V VCC = 5 V VCC = 5 V UNIT
(INPUT) (OUTPUT)
± 0.3 V ± 0.3 V ± 0.5 V ± 0.5 V
MIN MAX MIN MAX MIN MAX MIN MAX
tpd A or B Y 1.1 4.5 1 4 1 4 1 4.5 ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested

6.9 Operating Characteristics

TA = 25°C
TEST VCC = 1.8 V VCC = 2.5 V VCC = 3.3 V VCC = 5 V
PARAMETER UNIT
CONDITIONS TYP TYP TYP TYP
Cpd Power dissipation capacitance f = 10 MHz 20 20 21 22 pF

6.10 Typical Characteristics

6 8
TPD
7
5
6
4
5
TPD - ns
TPD - ns

3 4

3
2
2
1
1
TPD
0 0
-100 -50 0 50 100 150 0 1 2 3 4 5 6
Temperature - °C D001
Vcc - V D002

Figure 1. TPD Across Temperature Figure 2. TPD Across VCC at 25°C

at 3.3 V VCC

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: SN74LVC1G32
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

7 Parameter Measurement Information

VLOAD
RL S1 Open
From Output TEST S1
Under Test GND
tPLH/tPHL Open
CL
(see Note A) RL tPLZ/tPZL VLOAD
tPHZ/tPZH GND

LOAD CIRCUIT

INPUTS
VCC VM VLOAD CL RL VD
VI tr/tf
1.8 V ± 0.15 V VCC £2 ns VCC/2 2 × VCC 15 pF 1 MW 0.15 V
2.5 V ± 0.2 V VCC £2 ns VCC/2 2 × VCC 15 pF 1 MW 0.15 V
3.3 V ± 0.3 V 3V £2.5 ns 1.5 V 6V 15 pF 1 MW 0.3 V
5 V ± 0.5 V VCC £2.5 ns VCC/2 2 × VCC 15 pF 1 MW 0.3 V

VI
Timing Input VM
0V
tW

VI tsu th
VI
Input VM VM Data Input VM VM
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES

VI VI
VM VM Output
Input VM VM
Control
0V 0V
tPLH tPHL tPZL tPLZ
VOH Output VLOAD/2
VM VM Waveform 1
Output VM
S1 at VLOAD VOL + VD
VOL VOL
(see Note B)
tPHL tPLH tPZH tPHZ
VOH Output VOH
Waveform 2 VOH – VD
Output VM VM VM
VOL S1 at GND
(see Note B) »0 V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

8 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

Parameter Measurement Information (continued)

VLOAD
RL S1 Open
From Output TEST S1
Under Test GND
tPLH/tPHL Open
CL
(see Note A) RL tPLZ/tPZL VLOAD
tPHZ/tPZH GND

LOAD CIRCUIT

INPUTS
VCC VM VLOAD CL RL VD
VI tr/tf
1.8 V ± 0.15 V VCC £2 ns VCC/2 2 × VCC 30 pF 1 kW 0.15 V
2.5 V ± 0.2 V VCC £2 ns VCC/2 2 × VCC 30 pF 500 W 0.15 V
3.3 V ± 0.3 V 3V £2.5 ns 1.5 V 6V 50 pF 500 W 0.3 V
5 V ± 0.5 V VCC £2.5 ns VCC/2 2 × VCC 50 pF 500 W 0.3 V

VI
Timing Input VM
0V
tW

VI tsu th
VI
Input VM VM Data Input VM VM
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES

VI VI
VM VM Output
Input VM VM
Control
0V 0V
tPLH tPHL tPZL tPLZ
VOH Output VLOAD/2
VM VM Waveform 1
Output VM
S1 at VLOAD VOL + VD
VOL VOL
(see Note B)
tPHL tPLH tPZH tPHZ
VOH Output VOH
Waveform 2 VOH – VD
Output VM VM VM
VOL S1 at GND
(see Note B) »0 V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, ZO = 50 W.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: SN74LVC1G32
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

8 Detailed Description

8.1 Overview
The SN74LVC1G32 device contains one 2-input positive OR gate device and performs the Boolean function
Y = A + B or Y = A • B . This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the device when it is powered down.
The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves
significant board space over other package options while still retaining the traditional manufacturing friendly lead
pitch of 0.5 mm.

8.2 Functional Block Diagram

8.3 Feature Description

• Wide operating voltage range.
– Operates from 1.65 V to 5.5 V.
• Allows down voltage translation.
• Inputs accept voltages to 5.5 V.
• Ioff feature allows voltages on the inputs and outputs, when VCC is 0 V.

8.4 Device Functional Modes

Function Table
INPUTS OUTPUT
A B Y
H X H
X H H
L L L

10 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

9 Application and Implementation

9.1 Application Information
The SN74LVC1G32 device is a high drive CMOS device that can be used for implementing OR logic with a high
output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for
driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant
allowing translation down to VCC.

9.2 Typical Application

Basic LED Driver
OR Logic Function

VCC VCC

uC or Logic uC or Logic

uC or Logic
LVC1G32 LVC1G32
uC or Logic uC or Logic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

1. Recommended Input Conditions:
– Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
– Specified high and low levels. See (VIH and VIL) in the Recommended Operating Conditions table.
– Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Recommended Operating
Conditions table at any valid VCC.
2. Recommend Output Conditions:
– Load currents should not exceed (IO max) per output and should not exceed total current (continuous
current through VCC or GND) for the part. These limits are located in the Absolute Maximum Ratings
table.
– Outputs should not be pulled above VCC.

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: SN74LVC1G32
SN74LVC1G32
SCES219U – APRIL 1999 – REVISED APRIL 2014 www.ti.com

Typical Application (continued)

9.2.3 Application Curves
10
Icc 1.8V
Icc 2.5V
8 Icc 3.3V
Icc 5V
6

Icc - mA
4

-2
-20 0 20 40 60 80
Frequency - MHz D003
Figure 5. ICC vs Frequency

10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the
Recommended Operating Conditions table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, a 0.1-μF capacitor is recommended. If there are multiple VCC pins, then a 0.01-μF or 0.022-μF capacitor
is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies
of noise. A 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed
as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.
In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two
inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used. Such input pins should not be
left unconnected because the undefined voltages at the outside connections result in undefined operational
states.
Specified in Layout Example are the rules that must be observed under all circumstances. All unused inputs of
digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that
should be applied to any particular unused input depends on the function of the device. Generally they will be
tied to GND or VCC, whichever make more sense or is more convenient.

11.2 Layout Example

VCC Input
Unused Input Output Unused Input Output

Input

12 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G32

 SN74LVC1G32
www.ti.com SCES219U – APRIL 1999 – REVISED APRIL 2014

12 Device and Documentation Support

12.1 Trademarks
All trademarks are the property of their respective owners.
12.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: SN74LVC1G32
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

SN74LVC1G32DBVR ACTIVE SOT-23 DBV 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (C322 ~ C325 ~
& no Sb/Br) C32F ~ C32K ~
C32R)
SN74LVC1G32DBVRE4 ACTIVE SOT-23 DBV 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (C322 ~ C325 ~
& no Sb/Br) C32F ~ C32K ~
C32R)
SN74LVC1G32DBVRG4 ACTIVE SOT-23 DBV 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (C322 ~ C325 ~
& no Sb/Br) C32F ~ C32K ~
C32R)
SN74LVC1G32DBVT ACTIVE SOT-23 DBV 5 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (C325 ~ C32F ~
& no Sb/Br) C32K ~ C32R)
SN74LVC1G32DBVTG4 ACTIVE SOT-23 DBV 5 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (C325 ~ C32F ~
& no Sb/Br) C32K ~ C32R)
SN74LVC1G32DCKR ACTIVE SC70 DCK 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG5 ~ CGF ~ CGK ~
& no Sb/Br) CGR)
SN74LVC1G32DCKRE4 ACTIVE SC70 DCK 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG5 ~ CGF ~ CGK ~
& no Sb/Br) CGR)
SN74LVC1G32DCKRG4 ACTIVE SC70 DCK 5 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG5 ~ CGF ~ CGK ~
& no Sb/Br) CGR)
SN74LVC1G32DCKT ACTIVE SC70 DCK 5 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG5 ~ CGF ~ CGK ~
& no Sb/Br) CGR)
SN74LVC1G32DCKTG4 ACTIVE SC70 DCK 5 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG5 ~ CGF ~ CGK ~
& no Sb/Br) CGR)
SN74LVC1G32DPWR ACTIVE X2SON DPW 4 3000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 N4
& no Sb/Br)
SN74LVC1G32DRLR ACTIVE SOT DRL 5 4000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG7 ~ CGR)
& no Sb/Br)
SN74LVC1G32DRLRG4 ACTIVE SOT DRL 5 4000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 (CG7 ~ CGR)
& no Sb/Br)
SN74LVC1G32DRY2 ACTIVE SON DRY 6 5000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG
& no Sb/Br)
SN74LVC1G32DRYR ACTIVE SON DRY 6 5000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG
& no Sb/Br)
SN74LVC1G32DRYRG4 ACTIVE SON DRY 6 5000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG
& no Sb/Br)

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

SN74LVC1G32DSF2 ACTIVE SON DSF 6 5000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG
& no Sb/Br)
SN74LVC1G32DSFR ACTIVE SON DSF 6 5000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG
& no Sb/Br)
SN74LVC1G32YZPR ACTIVE DSBGA YZP 5 3000 Green (RoHS SNAGCU Level-1-260C-UNLIM -40 to 85 (CG ~ CG2 ~ CG7)
& no Sb/Br)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 2
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G32 :

• Automotive: SN74LVC1G32-Q1
• Enhanced Product: SN74LVC1G32-EP

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
• Enhanced Product - Supports Defense, Aerospace and Medical Applications

Addendum-Page 3
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2014

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LVC1G32DBVR SOT-23 DBV 5 3000 178.0 9.2 3.3 3.2 1.55 4.0 8.0 Q3
SN74LVC1G32DBVR SOT-23 DBV 5 3000 180.0 9.2 3.17 3.23 1.37 4.0 8.0 Q3
SN74LVC1G32DBVR SOT-23 DBV 5 3000 180.0 8.4 3.23 3.17 1.37 4.0 8.0 Q3
SN74LVC1G32DBVT SOT-23 DBV 5 250 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
SN74LVC1G32DBVT SOT-23 DBV 5 250 178.0 9.2 3.3 3.2 1.55 4.0 8.0 Q3
SN74LVC1G32DBVT SOT-23 DBV 5 250 180.0 9.2 3.17 3.23 1.37 4.0 8.0 Q3
SN74LVC1G32DCKR SC70 DCK 5 3000 180.0 9.2 2.3 2.55 1.2 4.0 8.0 Q3
SN74LVC1G32DCKR SC70 DCK 5 3000 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74LVC1G32DCKR SC70 DCK 5 3000 178.0 9.0 2.4 2.5 1.2 4.0 8.0 Q3
SN74LVC1G32DCKT SC70 DCK 5 250 180.0 9.2 2.3 2.55 1.2 4.0 8.0 Q3
SN74LVC1G32DCKT SC70 DCK 5 250 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74LVC1G32DCKT SC70 DCK 5 250 178.0 9.0 2.4 2.5 1.2 4.0 8.0 Q3
SN74LVC1G32DPWR X2SON DPW 4 3000 180.0 8.4 0.91 0.91 0.5 4.0 8.0 Q3
SN74LVC1G32DRLR SOT DRL 5 4000 180.0 8.4 1.98 1.78 0.69 4.0 8.0 Q3
SN74LVC1G32DRY2 SON DRY 6 5000 180.0 9.5 1.6 1.15 0.75 4.0 8.0 Q3
SN74LVC1G32DRYR SON DRY 6 5000 180.0 9.5 1.15 1.6 0.75 4.0 8.0 Q1
SN74LVC1G32DSF2 SON DSF 6 5000 180.0 9.5 1.16 1.16 0.5 4.0 8.0 Q3
SN74LVC1G32DSFR SON DSF 6 5000 180.0 9.5 1.16 1.16 0.5 4.0 8.0 Q2

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2014

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1

Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LVC1G32YZPR DSBGA YZP 5 3000 180.0 8.4 1.02 1.52 0.63 4.0 8.0 Q1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LVC1G32DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74LVC1G32DBVR SOT-23 DBV 5 3000 205.0 200.0 33.0
SN74LVC1G32DBVR SOT-23 DBV 5 3000 202.0 201.0 28.0
SN74LVC1G32DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74LVC1G32DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74LVC1G32DBVT SOT-23 DBV 5 250 205.0 200.0 33.0
SN74LVC1G32DCKR SC70 DCK 5 3000 205.0 200.0 33.0
SN74LVC1G32DCKR SC70 DCK 5 3000 180.0 180.0 18.0
SN74LVC1G32DCKR SC70 DCK 5 3000 180.0 180.0 18.0
SN74LVC1G32DCKT SC70 DCK 5 250 205.0 200.0 33.0
SN74LVC1G32DCKT SC70 DCK 5 250 180.0 180.0 18.0
SN74LVC1G32DCKT SC70 DCK 5 250 180.0 180.0 18.0
SN74LVC1G32DPWR X2SON DPW 4 3000 205.0 200.0 33.0
SN74LVC1G32DRLR SOT DRL 5 4000 202.0 201.0 28.0
SN74LVC1G32DRY2 SON DRY 6 5000 184.0 184.0 19.0
SN74LVC1G32DRYR SON DRY 6 5000 184.0 184.0 19.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2014

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LVC1G32DSF2 SON DSF 6 5000 184.0 184.0 19.0
SN74LVC1G32DSFR SON DSF 6 5000 184.0 184.0 19.0
SN74LVC1G32YZPR DSBGA YZP 5 3000 210.0 185.0 35.0

Pack Materials-Page 3
D: Max = 1.418 mm, Min =1.358 mm

E: Max = 0.918 mm, Min =0.858 mm

 IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated