Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014

SN74AHCT1G04 Single Inverter Gate

1 Features 2 Applications
•
1 Operating Range 4.5-V to 5.5-V • Notebook PCs
• Max tpd of 7.5 ns at 5-V • Electronic Points of Sale
• Low Power Consumption, 10-μA Max ICC • Patient Monitoring
• ±8-mA Output Drive at 5-V • Motor Controls: AC Induction
• Inputs are TTL-Voltage Compatible • Network Switches
• Latch-Up Performance Exceeds 250 mA Per • Tests
JESD 17
3 Description
The SN74AHCT1G04 contains one gate. The device
performs the Boolean function Y = A.

Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
SOT-23 (5) 2.90 mm x 1.60 mm
SN74AHCT1G04
SC-70 (5) 2.00 mm x 1.30 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.

4 Simplified Schematic

A Y

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014 www.ti.com

Table of Contents
1 Features .................................................................. 1 9.1 Overview ................................................................... 7
2 Applications ........................................................... 1 9.2 Functional Block Diagram ......................................... 7
3 Description ............................................................. 1 9.3 Feature Description................................................... 7
9.4 Device Functional Modes.......................................... 7
4 Simplified Schematic............................................. 1
5 Revision History..................................................... 2 10 Application and Implementation.......................... 8
10.1 Application Information............................................ 8
6 Pin Configuration and Functions ......................... 3
10.2 Typical Application ................................................. 8
7 Specifications......................................................... 4
11 Power Supply Recommendations ....................... 9
7.1 Absolute Maximum Ratings ...................................... 4
7.2 ESD Ratings ............................................................ 4 12 Layout................................................................... 10
12.1 Layout Guidelines ................................................. 10
7.3 Recommended Operating Conditions....................... 4
12.2 Layout Example .................................................... 10
7.4 Thermal Information .................................................. 4
7.5 Electrical Characteristics........................................... 5 13 Device and Documentation Support ................. 10
7.6 Switching Characteristics .......................................... 5 13.1 Trademarks ........................................................... 10
7.7 Operating Characteristics.......................................... 5 13.2 Electrostatic Discharge Caution ............................ 10
7.8 Typical Characteristics .............................................. 5 13.3 Glossary ................................................................ 10
8 Parameter Measurement Information .................. 6 14 Mechanical, Packaging, and Orderable
Information ........................................................... 10
9 Detailed Description .............................................. 7

5 Revision History
Changes from Revision O (October 2013) to Revision P Page

• Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
• Deleted Ordering Information table. ....................................................................................................................................... 1
• Changed MAX operating temperature to 125°C in Recommended Operating Conditions table. .......................................... 4

2 Submit Documentation Feedback Copyright © 1996–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G04

 SN74AHCT1G04
www.ti.com SCLS319P – MARCH 1996 – REVISED DECEMBER 2014

6 Pin Configuration and Functions

DBV OR DCK PACKAGE
(TOP VIEW)

NC 1 5 VCC
A 2
GND 3 4 Y

NC – No internal connection

Pin Functions
PIN
TYPE DESCRIPTION
NO. NAME
1 NC — No Connection
2 A I Input A
3 GND — Ground Pin
4 Y O Output Y
5 VCC — Power Pin

Copyright © 1996–2014, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: SN74AHCT1G04
SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014 www.ti.com

7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
VCC Supply voltage range –0.5 7 V
(2)
VI Input voltage range –0.5 7 V
VO Output voltage range (2) –0.5 VCC + 0.5 V
IIK Input clamp current VI < 0 –20 mA
IOK Output clamp current VO < 0 or VO > VCC ±20 mA
IO Continuous output current VO = 0 to VCC ±25 mA
Continuous current through VCC or GND ±50 mA
Tstg Storage temperature range –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions() is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

VALUE UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) 1500
V(ESD) Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101, V
1000
all pins (2)

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions (1)

MIN MAX UNIT
VCC Supply voltage 4.5 5.5 V
VIH High-level input voltage 2 V
VIL Low-level Input voltage 0.8 V
VI Input voltage 0 5.5 V
VO Output voltage 0 VCC V
IOH High-level output current –8 mA
IOL Low-level output current 8 mA
Δt/Δv Input Transition rise or fall rate 20 ns/V
TA Operating free-air temperature –40 125 °C

(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs (SCBA004)

7.4 Thermal Information

SN74AHCT1G04
THERMAL METRIC (1) DBV DCK UNIT
5 PINS
RθJA Junction-to-ambient thermal resistance 231.3 287.6
RθJC(top) Junction-to-case (top) thermal resistance 119.9 97.7
RθJB Junction-to-board thermal resistance 60.6 65. °C/W
ψJT Junction-to-top characterization parameter 17.8 2.0
ψJB Junction-to-board characterization parameter 60.1 64.2

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

4 Submit Documentation Feedback Copyright © 1996–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G04

 SN74AHCT1G04
www.ti.com SCLS319P – MARCH 1996 – REVISED DECEMBER 2014

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)
TA = 25°C –40°C to 85°C –40°C to 125°C
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX
IOH = –50 µA 4.4 4.5 4.4 4.4
VOH 4.5 V V
IOH = –8 mA 3.94 3.8 3.8
IOL = 50 µA 0.1 0.1 0.1
VOL 4.5 V V
IOL = 8 mA 0.36 0.44 0.44
0 V to
II VI = 5.5 V or GND ±0.1 ±1 ±1 µA
5.5 V
VI = VCC or
ICC IO = 0 5.5 V 1 10 10 µA
GND,
One input at 3.4 V, Other
ΔICC (1) 5.5 V 1.35 1.5 1.5 mA
Inputs at VCC or GND
Ci VI = VCC or GND 5V 4 10 10 pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

7.6 Switching Characteristics

over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)
FROM TO OUTPUT TA = 25°C –40°C to 85°C –40°C to 125°C
PARAMETER UNIT
(INPUT) (OUTPUT) CAPACITANCE TYP MAX MIN MAX MIN MAX
tPLH 4.7 1 7.5 1 8
A or B Y CL = 15 pF ns
tPHL 4.7 1 7.5 1 8
tPLH 5.5 1 8.5 1 9
A or B Y CL = 50 pF ns
tPHL 5.5 1 8.5 1 9

7.7 Operating Characteristics

VCC = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS TYP UNIT
Cpd Power dissipation capacitance No load, f = 1 MHz 14 pF

7.8 Typical Characteristics

6

4
TPD (ns)

TPD in ns
0
-100 -50 0 50 100 150
Temperature (qC) D001
Figure 1. TPD vs Temperature

Copyright © 1996–2014, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: SN74AHCT1G04
SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014 www.ti.com

8 Parameter Measurement Information

VCC
RL = 1 kΩ S1 Open
From Output Test From Output TEST S1
Under Test Point Under Test GND tPLH/tPHL Open
CL CL tPLZ/tPZL VCC
(see Note A) (see Note A) tPHZ/tPZH GND
Open Drain VCC

LOAD CIRCUIT FOR LOAD CIRCUIT FOR

TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS

3V
Timing Input 1.5 V
tw 0V
th
3V tsu
3V
Input 1.5 V 1.5 V
Data Input 1.5 V 1.5 V
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES

3V 3V
Output
Input 1.5 V 1.5 V 1.5 V 1.5 V
Control
0V 0V

tPLH tPHL tPZL tPLZ

Output
VOH Waveform 1 ≈VCC
In-Phase 50% VCC 50% VCC 50% VCC
Output S1 at VCC VOL + 0.3 V
VOL (see Note B) VOL
tPHL tPLH tPZH tPHZ
Output
VOH VOH
Out-of-Phase Waveform 2 VOH – 0.3 V
50% VCC 50% VCC S1 at GND 50% VCC
Output
VOL (see Note B) ≈0 V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output
control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output
control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf
≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit And Voltage Waveforms

6 Submit Documentation Feedback Copyright © 1996–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G04

 SN74AHCT1G04
www.ti.com SCLS319P – MARCH 1996 – REVISED DECEMBER 2014

9 Detailed Description

9.1 Overview
The SN74AHCT1G04 device contains one inverter. This device has TTL input levels that allow up translation
from 3.3 V to 5 V.

9.2 Functional Block Diagram

A Y

Figure 3. Logic Diagram (Positive Logic)

9.3 Feature Description

• VCC is optimized at 5 V
• Allows up voltage translation from 3.3 V to 5 V
– Inputs accept VIH levels of 2 V
• Slow edge rates minimize output ringing
• Inputs are TTL-Voltage compatible

9.4 Device Functional Modes

Table 1. Function Table

INPUT OUTPUT
A Y
H L
L H

Copyright © 1996–2014, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: SN74AHCT1G04
SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014 www.ti.com

10 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74AHCT1G04 is a low-drive CMOS device that can be used for a multitude of inverting type applications
where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on
the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V VILand 2 V VIH.
This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 5 shows this type of translation.

10.2 Typical Application

3.3-V accessory 5-V regulated

0.1 µF

Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

1. Recommended Input Conditions
– For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions (1) table.
– For specified High and low levels, see VIH and VIL in the Recommended Operating Conditions (1) table.
– Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommend Output Conditions
– Load currents should not exceed 25 mA per output and 50 mA total for the part.
– Outputs should not be pulled above VCC.
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs (SCBA004)

8 Submit Documentation Feedback Copyright © 1996–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G04

 SN74AHCT1G04
www.ti.com SCLS319P – MARCH 1996 – REVISED DECEMBER 2014

Typical Application (continued)

10.2.3 Application Curves

Figure 5. 3.3-V to 5-V Translation

11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the
Recommended Operating Conditions (1) table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, 0.1 μF is recommended. If there are multiple VCC pins, 0.01 μF or 0.022 μF is recommended for each
power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and
1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as
possible for best results.

Copyright © 1996–2014, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: SN74AHCT1G04
SN74AHCT1G04
SCLS319P – MARCH 1996 – REVISED DECEMBER 2014 www.ti.com

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic
devices must be connected to a high or low bias to prevent them from floating. The logic level that should be
applied to any particular unused input depends on the function of the device. Generally they will be tied to GND
or VCC, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a
transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when
asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example

Vcc
Input

Unused Input Output Output

Unused Input

Input

Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Trademarks
All trademarks are the property of their respective owners.
13.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10 Submit Documentation Feedback Copyright © 1996–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G04

 PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

74AHCT1G04DBVRE4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 B04G

74AHCT1G04DBVRG4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 B04G

74AHCT1G04DBVTG4 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 B04G

74AHCT1G04DCKRE4 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BC3

74AHCT1G04DCKRG4 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BC3

74AHCT1G04DCKTG4 ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BC3

SN74AHCT1G04DBVR ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (B043, B04G, B04J,
B04L, B04S)
SN74AHCT1G04DBVT ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (B043, B04G, B04J,
B04L, B04S)
SN74AHCT1G04DCKR ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (BC3, BCG, BCJ, BC
L, BCS)
SN74AHCT1G04DCKT ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (BC3, BCG, BCJ, BC
L, BCS)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT1G04 :

• Automotive: SN74AHCT1G04-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2020

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
74AHCT1G04DBVRG4 SOT-23 DBV 5 3000 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
74AHCT1G04DBVTG4 SOT-23 DBV 5 250 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
74AHCT1G04DCKRG4 SC70 DCK 5 3000 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
74AHCT1G04DCKTG4 SC70 DCK 5 250 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 180.0 8.4 3.23 3.17 1.37 4.0 8.0 Q3
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 178.0 9.2 3.3 3.23 1.55 4.0 8.0 Q3
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
SN74AHCT1G04DBVT SOT-23 DBV 5 250 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
SN74AHCT1G04DBVT SOT-23 DBV 5 250 178.0 9.2 3.3 3.23 1.55 4.0 8.0 Q3
SN74AHCT1G04DBVT SOT-23 DBV 5 250 180.0 8.4 3.23 3.17 1.37 4.0 8.0 Q3
SN74AHCT1G04DBVT SOT-23 DBV 5 250 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3
SN74AHCT1G04DCKR SC70 DCK 5 3000 180.0 8.4 2.47 2.3 1.25 4.0 8.0 Q3
SN74AHCT1G04DCKR SC70 DCK 5 3000 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74AHCT1G04DCKR SC70 DCK 5 3000 178.0 9.0 2.4 2.5 1.2 4.0 8.0 Q3
SN74AHCT1G04DCKT SC70 DCK 5 250 180.0 8.4 2.47 2.3 1.25 4.0 8.0 Q3
SN74AHCT1G04DCKT SC70 DCK 5 250 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3
SN74AHCT1G04DCKT SC70 DCK 5 250 178.0 9.0 2.4 2.5 1.2 4.0 8.0 Q3

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2020

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
74AHCT1G04DBVRG4 SOT-23 DBV 5 3000 180.0 180.0 18.0
74AHCT1G04DBVTG4 SOT-23 DBV 5 250 180.0 180.0 18.0
74AHCT1G04DCKRG4 SC70 DCK 5 3000 180.0 180.0 18.0
74AHCT1G04DCKTG4 SC70 DCK 5 250 180.0 180.0 18.0
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 202.0 201.0 28.0
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74AHCT1G04DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74AHCT1G04DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74AHCT1G04DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74AHCT1G04DBVT SOT-23 DBV 5 250 202.0 201.0 28.0
SN74AHCT1G04DBVT SOT-23 DBV 5 250 180.0 180.0 18.0
SN74AHCT1G04DCKR SC70 DCK 5 3000 202.0 201.0 28.0
SN74AHCT1G04DCKR SC70 DCK 5 3000 180.0 180.0 18.0
SN74AHCT1G04DCKR SC70 DCK 5 3000 180.0 180.0 18.0
SN74AHCT1G04DCKT SC70 DCK 5 250 202.0 201.0 28.0
SN74AHCT1G04DCKT SC70 DCK 5 250 180.0 180.0 18.0
SN74AHCT1G04DCKT SC70 DCK 5 250 180.0 180.0 18.0

Pack Materials-Page 2
 PACKAGE OUTLINE
DBV0005A SCALE 4.000
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

C
3.0
2.6 0.1 C
1.75 1.45
B A
1.45 0.90
PIN 1
INDEX AREA

1 5

2X 0.95
3.05
2.75
1.9 1.9
2

4
3
0.5
5X
0.3
0.15
0.2 C A B (1.1) TYP
0.00

0.25
GAGE PLANE 0.22
TYP
0.08

8
TYP 0.6
0 TYP SEATING PLANE
0.3

4214839/E 09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.

www.ti.com
 EXAMPLE BOARD LAYOUT
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
(1.9)
2
2X (0.95)

3 4

(R0.05) TYP (2.6)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK

EXPOSED METAL EXPOSED METAL

0.07 MAX 0.07 MIN

ARROUND ARROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
(PREFERRED)

SOLDER MASK DETAILS

4214839/E 09/2019

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
2 (1.9)
2X(0.95)

3 4

(R0.05) TYP
(2.6)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated