[go: up one dir, main page]

IT1255411B - Dispositivo a semiconduttore e suo metodo di fabbricazione - Google Patents

Dispositivo a semiconduttore e suo metodo di fabbricazione

Info

Publication number
IT1255411B
IT1255411B ITMI921651A ITMI921651A IT1255411B IT 1255411 B IT1255411 B IT 1255411B IT MI921651 A ITMI921651 A IT MI921651A IT MI921651 A ITMI921651 A IT MI921651A IT 1255411 B IT1255411 B IT 1255411B
Authority
IT
Italy
Prior art keywords
semiconductor device
layer
insulating layer
opening
manufacturing
Prior art date
Application number
ITMI921651A
Other languages
English (en)
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=19316918&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=IT1255411(B) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI921651A0 publication Critical patent/ITMI921651A0/it
Publication of ITMI921651A1 publication Critical patent/ITMI921651A1/it
Application granted granted Critical
Publication of IT1255411B publication Critical patent/IT1255411B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274—Photolithographic processes
    • H01L21/0276—Photolithographic processes using an anti-reflective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H01L21/76858—After-treatment introducing at least one additional element into the layer by diffusing alloying elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76864—Thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

Dispositivo a semiconduttore comprendente uno strato di cablaggio formato da: un substrato semiconduttore; uno strato isolante avente un'apertura formata su detto substrato semiconduttore, detta apertura espone una porzione di una superficie di uno strato sottostante di detto strato isolante; un primo stato conduttivo formato su detto strato isolante e che riempie completamente detta apertura, e detto primo strato conduttivo formato da un materiale che non produce un precipitato di silicio in un successivo stadio di trattamento termico.
ITMI921651A 1991-07-08 1992-07-07 Dispositivo a semiconduttore e suo metodo di fabbricazione IT1255411B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR910011543 1991-07-08

Publications (3)

Publication Number Publication Date
ITMI921651A0 ITMI921651A0 (it) 1992-07-07
ITMI921651A1 ITMI921651A1 (it) 1994-01-07
IT1255411B true IT1255411B (it) 1995-10-31

Family

ID=19316918

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI921651A IT1255411B (it) 1991-07-08 1992-07-07 Dispositivo a semiconduttore e suo metodo di fabbricazione

Country Status (9)

Country Link
US (2) US5355020A (it)
JP (1) JP3006735B2 (it)
KR (1) KR960006340B1 (it)
CN (1) CN1031436C (it)
DE (1) DE4222142B4 (it)
FR (1) FR2679069B1 (it)
GB (1) GB2257564B (it)
IT (1) IT1255411B (it)
TW (1) TW520072U (it)

Families Citing this family (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960001601B1 (ko) * 1992-01-23 1996-02-02 삼성전자주식회사 반도체 장치의 접촉구 매몰방법 및 구조
TW520072U (en) * 1991-07-08 2003-02-01 Samsung Electronics Co Ltd A semiconductor device having a multi-layer metal contact
JPH07135188A (ja) * 1993-11-11 1995-05-23 Toshiba Corp 半導体装置の製造方法
EP0697723A3 (en) * 1994-08-15 1997-04-16 Ibm Method of metallizing an insulating layer
US5777486A (en) * 1994-10-03 1998-07-07 United Microelectronics Corporation Electromigration test pattern simulating semiconductor components
US5561083A (en) * 1994-12-29 1996-10-01 Lucent Technologies Inc. Method of making multilayered Al-alloy structure for metal conductors
US5625233A (en) * 1995-01-13 1997-04-29 Ibm Corporation Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum oxide
EP0793268A3 (en) * 1995-05-23 1999-03-03 Texas Instruments Incorporated Process for filling a cavity in a semiconductor device
US5962923A (en) * 1995-08-07 1999-10-05 Applied Materials, Inc. Semiconductor device having a low thermal budget metal filling and planarization of contacts, vias and trenches
KR100270593B1 (ko) * 1996-06-11 2000-12-01 포만 제프리 엘 부분 중첩 상호 접속 구조 및 그 제조 방법
JPH1027797A (ja) * 1996-07-10 1998-01-27 Oki Electric Ind Co Ltd Ａｌ／Ｔｉ積層配線およびその形成方法
US5691250A (en) * 1996-08-29 1997-11-25 Taiwan Semiconductor Manufacturing Company, Ltd Method of forming a metal contact to a novel polysilicon contact extension
US5994218A (en) * 1996-09-30 1999-11-30 Kabushiki Kaisha Toshiba Method of forming electrical connections for a semiconductor device
JPH10125865A (ja) * 1996-10-15 1998-05-15 Fujitsu Ltd 半導体装置、半導体記憶装置、およびその製造方法
TW347570B (en) * 1996-12-24 1998-12-11 Toshiba Co Ltd Semiconductor device and method for manufacturing the same
US6143645A (en) * 1997-02-03 2000-11-07 Texas Instruments Incorporated Reduced temperature contact/via filling
US6593657B1 (en) * 1997-03-03 2003-07-15 Micron Technology, Inc. Contact integration article
US5858873A (en) * 1997-03-12 1999-01-12 Lucent Technologies Inc. Integrated circuit having amorphous silicide layer in contacts and vias and method of manufacture thereof
US5895267A (en) * 1997-07-09 1999-04-20 Lsi Logic Corporation Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
US5960315A (en) * 1997-07-10 1999-09-28 International Business Machines Corporation Tapered via using sidewall spacer reflow
JP3279234B2 (ja) * 1997-10-27 2002-04-30 キヤノン株式会社 半導体装置の製造方法
US6605531B1 (en) * 1997-11-26 2003-08-12 Applied Materials, Inc. Hole-filling technique using CVD aluminum and PVD aluminum integration
US6177348B1 (en) * 1998-01-20 2001-01-23 International Business Machines Corporation Low temperature via fill using liquid phase transport
US6284316B1 (en) 1998-02-25 2001-09-04 Micron Technology, Inc. Chemical vapor deposition of titanium
US6121126A (en) * 1998-02-25 2000-09-19 Micron Technologies, Inc. Methods and structures for metal interconnections in integrated circuits
US6140236A (en) * 1998-04-21 2000-10-31 Kabushiki Kaisha Toshiba High throughput A1-Cu thin film sputtering process on small contact via for manufacturable beol wiring
US6815303B2 (en) * 1998-04-29 2004-11-09 Micron Technology, Inc. Bipolar transistors with low-resistance emitter contacts
US5994219A (en) * 1998-06-04 1999-11-30 Taiwan Semiconductor Manufacturing Company, Ltd. Add one process step to control the SI distribution of Alsicu to improved metal residue process window
US6625795B1 (en) 1998-06-29 2003-09-23 Xilinx, Inc. Method and apparatus for placement of input-output design objects into a programmable gate array
US6289496B1 (en) * 1998-06-29 2001-09-11 Xilinx, Inc. Placement of input-output design objects into a programmable gate array supporting multiple voltage standards
US6949464B1 (en) * 1998-09-03 2005-09-27 Micron Technology, Inc. Contact/via force fill techniques
US6124205A (en) 1998-09-03 2000-09-26 Micron Technology, Inc. Contact/via force fill process
US6417094B1 (en) * 1998-12-31 2002-07-09 Newport Fab, Llc Dual-damascene interconnect structures and methods of fabricating same
TW483152B (en) * 1999-07-01 2002-04-11 Ibm Improved methods of forming the buried strap and its quantum barrier in deep trench cell capacitors
US6221767B1 (en) * 1999-10-28 2001-04-24 United Microelectronics Corp. Method of fabricating a silicide landing pad
US6245656B1 (en) 1999-11-08 2001-06-12 Vanguard International Semiconductor Corporation Method for producing multi-level contacts
US6413863B1 (en) 2000-01-24 2002-07-02 Taiwan Semiconductor Manufacturing Company Method to resolve the passivation surface roughness during formation of the AlCu pad for the copper process
US6194310B1 (en) * 2000-06-01 2001-02-27 Sharp Laboratories Of America, Inc. Method of forming amorphous conducting diffusion barriers
US6373135B1 (en) * 2000-09-14 2002-04-16 Infineon Technologies Ag Semiconductor structure and method of fabrication
US6468908B1 (en) 2001-07-09 2002-10-22 Taiwan Semiconductor Manufacturing Company Al-Cu alloy sputtering method with post-metal quench
US6531388B2 (en) * 2001-07-26 2003-03-11 Samsung Electronics Co., Ltd. Method of forming an aluminum film for use in manufacturing a semiconductor device
JP2005086118A (ja) * 2003-09-11 2005-03-31 Renesas Technology Corp 半導体装置
CN100346454C (zh) * 2004-04-22 2007-10-31 复旦大学 一种硅基器件的金属化接触层结构的制备方法
DE102004048219A1 (de) * 2004-09-30 2006-04-06 Basf Ag Kontaktierung thermoelektrischer Materialien
KR100784106B1 (ko) * 2006-09-08 2007-12-10 주식회사 하이닉스반도체 반도체 소자의 금속 배선 형성 방법
KR100818711B1 (ko) * 2006-12-07 2008-04-01 주식회사 하이닉스반도체 반도체 소자의 소자분리막 형성방법
US8159035B2 (en) * 2007-07-09 2012-04-17 Taiwan Semiconductor Manufacturing Co., Ltd. Metal gates of PMOS devices having high work functions
US9548206B2 (en) 2010-02-11 2017-01-17 Cree, Inc. Ohmic contact structure for group III nitride semiconductor device having improved surface morphology and well-defined edge features
US8563372B2 (en) * 2010-02-11 2013-10-22 Cree, Inc. Methods of forming contact structures including alternating metal and silicon layers and related devices
US9214352B2 (en) 2010-02-11 2015-12-15 Cree, Inc. Ohmic contact to semiconductor device
DE112011103124T5 (de) 2010-09-18 2013-12-19 Fairchild Semiconductor Corporation Biegelager zum Verringern von Quadratur für mitschwingende mikromechanische Vorrichtungen
CN103221779B (zh) 2010-09-18 2017-05-31 快捷半导体公司 微机械整体式六轴惯性传感器
CN103221333B (zh) 2010-09-18 2017-05-31 快捷半导体公司 多晶片mems封装
KR101904178B1 (ko) 2010-09-18 2018-10-04 페어차일드 세미컨덕터 코포레이션 단일 구동 모드를 가진 미세기계화 모노리식 3축 자이로스코프
CN103221332B (zh) 2010-09-18 2015-11-25 快捷半导体公司 减小微机电系统上的应力的封装
US9278845B2 (en) 2010-09-18 2016-03-08 Fairchild Semiconductor Corporation MEMS multi-axis gyroscope Z-axis electrode structure
CN103221795B (zh) 2010-09-20 2015-03-11 快捷半导体公司 包括参考电容器的微机电压力传感器
GB201102673D0 (en) * 2011-02-16 2011-03-30 Spp Process Technology Systems Uk Ltd Methods of depositing aluminium layers
US9670574B2 (en) 2011-02-16 2017-06-06 Spts Technologies Limited Methods of depositing aluminium layers
CN202405261U (zh) * 2011-08-23 2012-08-29 广东中显科技有限公司 一种掩膜金属诱导晶化的多晶硅薄膜
US9488693B2 (en) 2012-04-04 2016-11-08 Fairchild Semiconductor Corporation Self test of MEMS accelerometer with ASICS integrated capacitors
KR102058489B1 (ko) 2012-04-05 2019-12-23 페어차일드 세미컨덕터 코포레이션 멤스 장치 프론트 엔드 전하 증폭기
EP2647955B8 (en) 2012-04-05 2018-12-19 Fairchild Semiconductor Corporation MEMS device quadrature phase shift cancellation
EP2647952B1 (en) 2012-04-05 2017-11-15 Fairchild Semiconductor Corporation Mems device automatic-gain control loop for mechanical amplitude drive
US9625272B2 (en) 2012-04-12 2017-04-18 Fairchild Semiconductor Corporation MEMS quadrature cancellation and signal demodulation
DE102013014881B4 (de) 2012-09-12 2023-05-04 Fairchild Semiconductor Corporation Verbesserte Silizium-Durchkontaktierung mit einer Füllung aus mehreren Materialien
TWI514628B (zh) * 2013-10-24 2015-12-21 Lextar Electronics Corp 電極結構與具有電極結構的發光二極體結構
KR20150057148A (ko) * 2013-11-18 2015-05-28 삼성전자주식회사 반도체 장치
CN104253088B (zh) * 2014-04-23 2019-06-11 上海华虹宏力半导体制造有限公司 防止铝尖楔的成膜工艺方法
CN112301317B (zh) * 2020-10-30 2021-05-18 连云港恒顺工业科技有限公司 爪式真空泵转子表面处理工艺
CN114973952A (zh) * 2022-05-26 2022-08-30 华为技术有限公司 支撑组件及其制备方法、显示屏组件、电子设备

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1157581A (en) * 1915-02-12 1915-10-19 August F Raldeano Fortune-telling device.
JPS52109370A (en) * 1976-03-10 1977-09-13 Nec Corp Semiconductor device
DE2649773A1 (de) * 1976-10-29 1978-05-11 Bosch Gmbh Robert Halbleiteranordnung
JPS56105660A (en) * 1980-01-28 1981-08-22 Nec Corp Semiconductor device
JPS56134757A (en) * 1980-03-26 1981-10-21 Nec Corp Complementary type mos semiconductor device and its manufacture
JPS592352A (ja) * 1982-06-28 1984-01-07 Toshiba Corp 半導体装置の製造方法
US4520554A (en) * 1983-02-10 1985-06-04 Rca Corporation Method of making a multi-level metallization structure for semiconductor device
JPS59154040A (ja) * 1983-02-22 1984-09-03 Toshiba Corp 半導体装置の製造方法
JPS605560A (ja) * 1983-06-23 1985-01-12 Fujitsu Ltd 半導体装置
DE3326142A1 (de) * 1983-07-20 1985-01-31 Siemens AG, 1000 Berlin und 8000 München Integrierte halbleiterschaltung mit einer aus aluminium oder aus einer aluminiumlegierung bestehenden aeusseren kontaktleiterbahnebene
JPS6063926A (ja) * 1983-08-31 1985-04-12 Fujitsu Ltd 半導体装置の製造方法
JPS6068614A (ja) * 1983-09-26 1985-04-19 Fujitsu Ltd 半導体装置の製造方法
FR2555365B1 (fr) * 1983-11-22 1986-08-29 Efcis Procede de fabrication de circuit integre avec connexions de siliciure de tantale et circuit integre realise selon ce procede
US4720908A (en) * 1984-07-11 1988-01-26 Texas Instruments Incorporated Process for making contacts and interconnects for holes having vertical sidewalls
ATE43936T1 (de) * 1985-04-11 1989-06-15 Siemens Ag Integrierte halbleiterschaltung mit einer aus aluminium oder einer aluminiumlegierung bestehenden kontaktleiterbahnebene und einer als diffusionsbarriere wirkenden tantalsilizidzwischenschicht.
JPS61280636A (ja) * 1985-06-05 1986-12-11 Nec Corp 半導体装置の製造方法
US4796081A (en) * 1986-05-02 1989-01-03 Advanced Micro Devices, Inc. Low resistance metal contact for silicon devices
JPS6353949A (ja) * 1986-08-25 1988-03-08 Hitachi Ltd 金属配線の形成方法
JPS6384024A (ja) * 1986-09-26 1988-04-14 Seiko Epson Corp 半導体装置の製造方法
JPS6399546A (ja) * 1986-10-16 1988-04-30 Hitachi Ltd 半導体装置の製造方法
JPS63162854A (ja) * 1986-12-25 1988-07-06 Fujitsu Ltd 金属膜形成方法
US4884123A (en) * 1987-02-19 1989-11-28 Advanced Micro Devices, Inc. Contact plug and interconnect employing a barrier lining and a backfilled conductor material
JPH0622235B2 (ja) * 1987-05-21 1994-03-23 日本電気株式会社 半導体装置の製造方法
JPS6445163A (en) * 1987-08-14 1989-02-17 Seiko Epson Corp Semiconductor device
US4910580A (en) * 1987-08-27 1990-03-20 Siemens Aktiengesellschaft Method for manufacturing a low-impedance, planar metallization composed of aluminum or of an aluminum alloy
US4987562A (en) * 1987-08-28 1991-01-22 Fujitsu Limited Semiconductor layer structure having an aluminum-silicon alloy layer
JPH01175245A (ja) * 1987-12-29 1989-07-11 Fujitsu Ltd 半導体装置及びその製造方法
JPH01243452A (ja) * 1988-03-25 1989-09-28 Hitachi Ltd 半導体集積回路装置
JP2695185B2 (ja) * 1988-05-02 1997-12-24 株式会社日立製作所 半導体集積回路装置及びその製造方法
JPH0268926A (ja) * 1988-09-02 1990-03-08 Seiko Epson Corp 半導体装置の製造方法
DE3830720A1 (de) * 1988-09-09 1990-03-22 Philips Nv Verfahren zum herstellen von halbleiterbauelementen
US5260604A (en) * 1988-09-27 1993-11-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with improved immunity to contact and conductor defects
JPH02159065A (ja) * 1988-12-13 1990-06-19 Matsushita Electric Ind Co Ltd コンタクト電極の形成方法
JPH02181919A (ja) * 1989-01-09 1990-07-16 Seiko Epson Corp 半導体装置の製造方法
JP2578193B2 (ja) * 1989-02-01 1997-02-05 沖電気工業株式会社 半導体素子の製造方法
JPH0316130A (ja) * 1989-03-31 1991-01-24 Oki Electric Ind Co Ltd レーザフロー技術を用いた電極配線の形成方法
US4997518A (en) * 1989-03-31 1991-03-05 Oki Electric Industry Co., Ltd. Method for forming an electrode layer by a laser flow technique
US4992152A (en) * 1989-04-20 1991-02-12 Eastman Kodak Company Reducing hillocking in aluminum layers formed on substrates
JPH02310919A (ja) * 1989-05-25 1990-12-26 Yamaha Corp 半導体装置における配線形成方法
US5019533A (en) * 1989-05-26 1991-05-28 The United States Of America As Represented By The Adminstrator Of The National Aeronautics And Space Administration Thermal treatment of silicon integrated circuit chips to prevent and heal voids in aluminum metallization
JPH0341717A (ja) * 1989-07-07 1991-02-22 Seiko Epson Corp 半導体装置の製造方法
JPH03114224A (ja) * 1989-09-27 1991-05-15 Seiko Instr Inc 電極の形成方法
US4970176A (en) * 1989-09-29 1990-11-13 Motorola, Inc. Multiple step metallization process
JPH03155131A (ja) * 1989-11-13 1991-07-03 Sanyo Electric Co Ltd 半導体装置の製造方法
US5108951A (en) * 1990-11-05 1992-04-28 Sgs-Thomson Microelectronics, Inc. Method for forming a metal contact
US4999160A (en) * 1989-12-04 1991-03-12 Micron Technology, Inc. Aluminum alloy containing copper, silicon and titanium for VLSI devices
DE4200809C2 (de) * 1991-03-20 1996-12-12 Samsung Electronics Co Ltd Verfahren zur Bildung einer metallischen Verdrahtungsschicht in einem Halbleiterbauelement
TW520072U (en) * 1991-07-08 2003-02-01 Samsung Electronics Co Ltd A semiconductor device having a multi-layer metal contact
EP0533254A3 (en) * 1991-09-19 1993-06-23 N.V. Philips' Gloeilampenfabrieken Method of manufacturing a semiconductor device whereby a layer comprising aluminium is deposited on a surface for a semiconductor body
US5561083A (en) * 1994-12-29 1996-10-01 Lucent Technologies Inc. Method of making multilayered Al-alloy structure for metal conductors

Also Published As

Publication number Publication date
DE4222142B4 (de) 2006-08-03
GB9214440D0 (en) 1992-08-19
FR2679069B1 (fr) 1994-02-11
JP3006735B2 (ja) 2000-02-07
CN1031436C (zh) 1996-03-27
KR930003257A (ko) 1993-02-24
ITMI921651A0 (it) 1992-07-07
CN1068444A (zh) 1993-01-27
KR960006340B1 (ko) 1996-05-13
TW520072U (en) 2003-02-01
US5843842A (en) 1998-12-01
JPH05190549A (ja) 1993-07-30
ITMI921651A1 (it) 1994-01-07
FR2679069A1 (fr) 1993-01-15
GB2257564B (en) 1995-06-28
US5355020A (en) 1994-10-11
DE4222142A1 (de) 1993-01-21
GB2257564A (en) 1993-01-13

Similar Documents

Publication Publication Date Title
IT1255411B (it) Dispositivo a semiconduttore e suo metodo di fabbricazione
TW374939B (en) Method of formation of 2 gate oxide layers of different thickness in an IC
TW338847B (en) Semiconductor device with isolation insulating film tapered and method of manufacturing the same
TW359008B (en) Double metal embedding
TW358992B (en) Semiconductor device and method of fabricating the same
SG84587A1 (en) Semiconductor device and method of formation
TW344897B (en) A process for forming gate oxides possessing different thicknesses on a semiconductor substrate
MY134849A (en) Laser annealing method and semiconductor device fabricating method
TW334639B (en) Semiconductor device and fabrication process therefor
AU2003301089A1 (en) Electronic devices including semiconductor mesa structures and conductivity junctions and methods of forming said devices
CA2058513A1 (en) Soi-type thin film transistor and manufacturing method therefor
TW344098B (en) Semiconductor integrated circuit device and process for making the same
WO1995027313A1 (en) Method of manufacturing an antifuse with silicon spacers and resulting antifuse
TW344143B (en) Method for manufacturing a semiconductor device
EP0572214A3 (en) Method for fabricating an interconnect structure in an integrated circuit
EP0406025A3 (en) Method for fabricating a semiconductor device in which an insulating layer thereof has a uniform thickness
TW348312B (en) Process for producing semiconductor integrated circuit device
TW346664B (en) Mixed-mode IC separated spacer structure and process for producing the same
TW344117B (en) Integrated circuit with interlevel dielectric
EP0802564A3 (en) Semiconductor device having high resistive element including high melting point metal
WO2001065599A3 (en) Nitride layer forming methods
KR970003838B1 (en) Fabrication method of ldd mosfet
TW200507178A (en) Ultra-uniform silicides in integrated circuit technology
US4317276A (en) Method of manufacturing an insulated gate field-effect transistor therefore in a silicon wafer
KR910005458A (ko) 반도체장비의 제조방법

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970729