[go: up one dir, main page]

FR2663450B1 - Procede de test en parallele de bits multiples dans un dispositif memoire a semiconducteur. - Google Patents

Procede de test en parallele de bits multiples dans un dispositif memoire a semiconducteur.

Info

Publication number
FR2663450B1
FR2663450B1 FR9009152A FR9009152A FR2663450B1 FR 2663450 B1 FR2663450 B1 FR 2663450B1 FR 9009152 A FR9009152 A FR 9009152A FR 9009152 A FR9009152 A FR 9009152A FR 2663450 B1 FR2663450 B1 FR 2663450B1
Authority
FR
France
Prior art keywords
data
pairs
memory device
semiconductor memory
multiple bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9009152A
Other languages
English (en)
Other versions
FR2663450A1 (fr
Inventor
Gye-Ho Ahn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2663450A1 publication Critical patent/FR2663450A1/fr
Application granted granted Critical
Publication of FR2663450B1 publication Critical patent/FR2663450B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Dram (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Le dispositif comporte une mémoire intermédiaire de sortie de données (125) et un nombre donné de paires de bus de données (DB) et des groupes de cellules de mémoire (100; 101). Des circuits de détection de données (102 à 109) sont associés à des préamplificateurs (110 - 117); des premiers comparateurs (118 - 121) sont couplés entre le circuit de détection de données et une paire correspondante des paires de bus de données; un deuxième comparateur (122) et un circuit de sélection de données (124) desservent la mémoire intermédiaire de sortie de données. Le circuit de détection de données délivre aux paires de bus de données (DB/DB) une pluralité de paires de données provenant du groupe de cellules de mémoire à travers le préamplificateur en mode normal tandis que le circuit de détection de données délivre la pluralité de paires de données au premier comparateur (118 - 121) en un deuxième mode.
FR9009152A 1990-06-18 1990-07-18 Procede de test en parallele de bits multiples dans un dispositif memoire a semiconducteur. Expired - Fee Related FR2663450B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900008924A KR930008417B1 (ko) 1990-06-18 1990-06-18 반도체 메모리 장치의 다중 비트 병렬 테스트방법

Publications (2)

Publication Number Publication Date
FR2663450A1 FR2663450A1 (fr) 1991-12-20
FR2663450B1 true FR2663450B1 (fr) 1993-10-15

Family

ID=19300202

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9009152A Expired - Fee Related FR2663450B1 (fr) 1990-06-18 1990-07-18 Procede de test en parallele de bits multiples dans un dispositif memoire a semiconducteur.

Country Status (8)

Country Link
US (1) US5077689A (fr)
JP (1) JP3025519B2 (fr)
KR (1) KR930008417B1 (fr)
CN (1) CN1025077C (fr)
DE (1) DE4023015C1 (fr)
FR (1) FR2663450B1 (fr)
GB (1) GB2245393B (fr)
IT (1) IT1241525B (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5675544A (en) * 1990-06-25 1997-10-07 Texas Instruments Incorporated Method and apparatus for parallel testing of memory circuits
KR950001293B1 (ko) * 1992-04-22 1995-02-15 삼성전자주식회사 반도체 메모리칩의 병렬테스트 회로
JPH06295599A (ja) * 1993-04-09 1994-10-21 Nec Corp 半導体記憶装置
KR960008824B1 (en) * 1993-11-17 1996-07-05 Samsung Electronics Co Ltd Multi bit test circuit and method of semiconductor memory device
KR0137846B1 (ko) * 1994-03-24 1998-06-15 문정환 반도체 기억장치의 멀티비트 테스트회로
KR0172533B1 (ko) * 1995-10-18 1999-03-30 김주용 플래쉬 메모리 장치
US5592425A (en) * 1995-12-20 1997-01-07 Intel Corporation Method and apparatus for testing a memory where data is passed through the memory for comparison with data read from the memory
US5905744A (en) * 1997-09-30 1999-05-18 Lsi Logic Corporation Test mode for multifunction PCI device
JP3322303B2 (ja) * 1998-10-28 2002-09-09 日本電気株式会社 半導体記憶装置
KR100339502B1 (ko) 1999-06-02 2002-05-31 윤종용 다수개의 데이터 라인을 구분되게 테스트하는 통합 데이터 라인 테스트 회로 및 이를 이용하는 테스트 방법
KR100295691B1 (ko) * 1999-06-04 2001-07-12 김영환 디램의 오픈 테스트용 테스트모드회로
JP3484388B2 (ja) * 2000-02-08 2004-01-06 日本電気株式会社 半導体記憶装置
KR100346447B1 (ko) * 2000-06-30 2002-07-27 주식회사 하이닉스반도체 반도체 메모리 소자의 병렬 테스트 장치
KR100546308B1 (ko) * 2002-12-13 2006-01-26 삼성전자주식회사 데이터 독출 능력이 향상된 반도체 메모리 장치.
KR100699827B1 (ko) * 2004-03-23 2007-03-27 삼성전자주식회사 메모리 모듈
US7480195B2 (en) * 2005-05-11 2009-01-20 Micron Technology, Inc. Internal data comparison for memory testing
KR100809070B1 (ko) * 2006-06-08 2008-03-03 삼성전자주식회사 반도체 메모리 장치의 병렬 비트 테스트 회로 및 그 방법
JP5854835B2 (ja) 2008-07-02 2016-02-09 ビューラー・アクチエンゲゼルシャフトＢｕｅｈｌｅｒ ＡＧ 細穀粉及び／又は粗穀粉を製造する装置及び方法
CN101770967A (zh) * 2009-01-03 2010-07-07 上海芯豪微电子有限公司 一种共用基底集成电路测试方法、装置和系统
KR20150033374A (ko) * 2013-09-24 2015-04-01 에스케이하이닉스 주식회사 반도체 시스템 및 반도체 장치

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60115099A (ja) * 1983-11-25 1985-06-21 Fujitsu Ltd 半導体記憶装置
US4686456A (en) * 1985-06-18 1987-08-11 Kabushiki Kaisha Toshiba Memory test circuit
JP2523586B2 (ja) * 1987-02-27 1996-08-14 株式会社日立製作所 半導体記憶装置
JPH01286200A (ja) * 1988-05-12 1989-11-17 Fujitsu Ltd 半導体メモリ装置
JPH0713858B2 (ja) * 1988-08-30 1995-02-15 三菱電機株式会社 半導体記憶装置
KR910005306B1 (ko) * 1988-12-31 1991-07-24 삼성전자 주식회사 고밀도 메모리의 테스트를 위한 병렬리드회로

Also Published As

Publication number Publication date
KR920001552A (ko) 1992-01-30
CN1057720A (zh) 1992-01-08
GB9016763D0 (en) 1990-09-12
KR930008417B1 (ko) 1993-08-31
IT9048190A0 (it) 1990-07-31
GB2245393A (en) 1992-01-02
GB2245393B (en) 1994-02-23
IT1241525B (it) 1994-01-17
US5077689A (en) 1991-12-31
FR2663450A1 (fr) 1991-12-20
JP3025519B2 (ja) 2000-03-27
DE4023015C1 (fr) 1991-12-19
CN1025077C (zh) 1994-06-15
IT9048190A1 (it) 1992-01-31
JPH0448500A (ja) 1992-02-18

Similar Documents

Publication Publication Date Title
FR2663450B1 (fr) Procede de test en parallele de bits multiples dans un dispositif memoire a semiconducteur.
US6236763B1 (en) Method and apparatus for removing noise artifacts in decompressed video signals
DE69429225D1 (de) Ruhestromprüfbarer RAM
DE69124170D1 (de) Automatisches Prüfausrüstungssystem, das eine Stiftscheibenarchitektur verwendet
CA2034471A1 (fr) Dispositif et methode de saisie des donnees fournies par un detecteur de rayons x a semiconducteur
GB2032660A (en) Data processing system
MY121443A (en) Cell voltage detection circuit, and method of detecting cell voltage
FR2358725A1 (fr) Circuit de memoire a cellules a un transistor par bit
DE69429397D1 (de) Prüfung eines statischen Direktzugriffspeichers
CN114690025B (zh) 一种多工位并行测试方法
TW200517667A (en) System and method for optimized test and configuration throughput of electronic circuits
WO2022260413A1 (fr) Appareil et procédé de correction d'erreur de transition d'un calculateur de réseau neuronal en mémoire à domaine de courant basé sur la largeur d'impulsion
DE60001520D1 (de) Verfahren zum Prüfen von elektronischen Komponenten
JP2000276329A (ja) 超高速物理乱数生成装置
JPH11311661A (ja) 半導体装置試験システムおよび半導体装置試験方法
CN115665567B (zh) 应用于探测器的实时偏置校正方法、系统、介质及设备
Fiolhais Correlated noise unfolding on a Hadronic Calorimeter
SU930326A1 (ru) Устройство дл выделени элементов и контуров изображений объектов
Glovazky Determination of redundancies in a set of patterns
JPS601505A (ja) パタ−ン検査装置
Johnson et al. Statistical learning of non-linguistic stimuli by 8-month olds
SE8400324D0 (sv) Schaltungsanordnung zum messen, beobachten und beeinflussen von uber eine vielzahl von fernsprechkreisen verlaufenden, voneinander abhengigen und/oder unabhengigen ereignissen
EP0642137A3 (fr) Mémoire à accès aléatoire à possibilité de test du courant de repos
Eckersall et al. Testing an analogue circuit using a complementary signal set
Brawn et al. submitter: First level trigger systems for LHC experiments

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100331