[go: up one dir, main page]

KR930005191A - 상보형 금속 산화물 반도체(cmos)집적 회로용 정전방전보호 - Google Patents

상보형 금속 산화물 반도체(cmos)집적 회로용 정전방전보호 Download PDF

Info

Publication number
KR930005191A
KR930005191A KR1019920014950A KR920014950A KR930005191A KR 930005191 A KR930005191 A KR 930005191A KR 1019920014950 A KR1019920014950 A KR 1019920014950A KR 920014950 A KR920014950 A KR 920014950A KR 930005191 A KR930005191 A KR 930005191A
Authority
KR
South Korea
Prior art keywords
electrostatic discharge
conductive ring
pad
cmos
metal oxide
Prior art date
Application number
KR1019920014950A
Other languages
English (en)
Other versions
KR100260960B1 (ko
Inventor
이. 밀러 윌리암
Original Assignee
존 엠. 클락
내쇼날 세미컨덕터 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 존 엠. 클락, 내쇼날 세미컨덕터 코포레이션 filed Critical 존 엠. 클락
Publication of KR930005191A publication Critical patent/KR930005191A/ko
Application granted granted Critical
Publication of KR100260960B1 publication Critical patent/KR100260960B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/711—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using bipolar transistors as protective elements

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음.

Description

상보형 금속 산화물 반도체(CMOS)집적 회로용 정전방전보호
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명의 제1실시예에 대한 회로도,
제4도는 제3도에 예시된 회로를 통한 ESD전류 경로도,
제5도는 반전 턴온 전압레벨을 낮춘 개선된 수동 클램프 회로의 한 실시예를 예시한 도면.

Claims (1)

  1. CMOS 반도체 디바이스에 있어서, 정전 방전으로부터 상기 디바이스의 손상을 방지하며, 제1도전성 반도체 기판, 상기 반도체 기판의 상부 표면상에 배치되어 있으며 캐패시터에 의해 전기적으로 연결되는 제1 및 제2의 공간 도전링, 신호 패드, 상기 제1도전링으로 부터 정전 방전 전류를 상기 패드로 흐르게 하며, 삭 패드에 접속된 에미터, 상기 제1도전링에 접속된 콜렉터 및 상기 제2도전링에 접속된 베이스를 갖는 3단자 NPN 트랜지스터, 및 상기 패드로부터 정전 방전전류를 상기 제2도전링에 흐르게 하며, 상기 패드에 접속 에미터, 상기 제2도전링에 접속된 콜렉터 및 상기 제1도전링에 접속된 베이스를 지니는 3단자 PNP 트랜지스터를 포함하고, 상기 NPN 및 상기 PNP 트랜지스터가 상기 결합 캐패시터와 병렬로 접속되어 있는 회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920014950A 1991-08-21 1992-08-20 상보형 금속 산화물 반도체 집적 회로용 정전방전보호 KR100260960B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/748,119 US5301084A (en) 1991-08-21 1991-08-21 Electrostatic discharge protection for CMOS integrated circuits
US7/748119 1991-08-21
US07/748119 1991-08-21

Publications (2)

Publication Number Publication Date
KR930005191A true KR930005191A (ko) 1993-03-23
KR100260960B1 KR100260960B1 (ko) 2000-07-01

Family

ID=25008109

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920014950A KR100260960B1 (ko) 1991-08-21 1992-08-20 상보형 금속 산화물 반도체 집적 회로용 정전방전보호

Country Status (3)

Country Link
US (1) US5301084A (ko)
JP (1) JP3174636B2 (ko)
KR (1) KR100260960B1 (ko)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5644460A (en) * 1994-01-21 1997-07-01 National Semiconductor Corporation Multi-rail electrostatic discharge protection device
EP0688054A3 (en) * 1994-06-13 1996-06-05 Symbios Logic Inc Protective structure for an integrated circuit semiconductor arrangement against electrostatic discharge
US5610791A (en) * 1994-09-26 1997-03-11 International Business Machines Corporation Power sequence independent electrostatic discharge protection circuits
FR2725848A1 (fr) * 1994-10-17 1996-04-19 Sgs Thomson Microelectronics Dispositif de protection d'un circuit contre des surtensions
EP0740344B1 (en) * 1995-04-24 2002-07-24 Conexant Systems, Inc. Method and apparatus for coupling multiple independent on-chip Vdd busses to an ESD core clamp
US5532178A (en) * 1995-04-27 1996-07-02 Taiwan Semiconductor Manufacturing Company Gate process for NMOS ESD protection circuits
US5615073A (en) * 1995-06-22 1997-03-25 National Semiconductor Corporation Electrostatic discharge protection apparatus
US5745323A (en) * 1995-06-30 1998-04-28 Analog Devices, Inc. Electrostatic discharge protection circuit for protecting CMOS transistors on integrated circuit processes
DE69521041T2 (de) * 1995-08-02 2001-11-22 Stmicroelectronics S.R.L., Agrate Brianza Flash-EEPROM mit integrierter Anordnung zur Begrenzung der Löschung der Source-Spannung
AU6388796A (en) * 1995-09-11 1997-04-01 Analog Devices, Inc. Electrostatic discharge protection network and method
KR100211537B1 (ko) * 1995-11-13 1999-08-02 김영환 정전기 방지기능을 갖는 트랜지스터 및 그 제조방법과 이를 이용한 데이타 출력버퍼
KR100211539B1 (ko) 1995-12-29 1999-08-02 김영환 반도체소자의 정전기방전 보호장치 및 그 제조방법
US5751525A (en) * 1996-01-05 1998-05-12 Analog Devices, Inc. EOS/ESD Protection circuit for an integrated circuit with operating/test voltages exceeding power supply rail voltages
US6172590B1 (en) 1996-01-22 2001-01-09 Surgx Corporation Over-voltage protection device and method for making same
US5949694A (en) * 1996-04-26 1999-09-07 Texas Instruments Incorporated Method and system for extracting high current parasitic bipolar transistor parameters of an MOS device during overvoltage events
US5892262A (en) * 1996-06-03 1999-04-06 Winbond Electronics Corp. Capacitor-triggered electrostatic discharge protection circuit
US5917689A (en) * 1996-09-12 1999-06-29 Analog Devices, Inc. General purpose EOS/ESD protection circuit for bipolar-CMOS and CMOS integrated circuits
US5838146A (en) * 1996-11-12 1998-11-17 Analog Devices, Inc. Method and apparatus for providing ESD/EOS protection for IC power supply pins
KR100470183B1 (ko) * 1997-08-30 2005-06-08 주식회사 하이닉스반도체 반도체소자의정전기보호회로
US5926353A (en) * 1998-03-02 1999-07-20 Hewlett-Packard Co. Method for protecting mixed signal chips from electrostatic discharge
US6130459A (en) * 1998-03-10 2000-10-10 Oryx Technology Corporation Over-voltage protection device for integrated circuits
US6064094A (en) * 1998-03-10 2000-05-16 Oryx Technology Corporation Over-voltage protection system for integrated circuits using the bonding pads and passivation layer
US6236086B1 (en) 1998-04-20 2001-05-22 Macronix International Co., Ltd. ESD protection with buried diffusion
US5982600A (en) * 1998-04-20 1999-11-09 Macronix International Co., Ltd. Low-voltage triggering electrostatic discharge protection
US6104588A (en) * 1998-07-31 2000-08-15 National Semiconductor Corporation Low noise electrostatic discharge protection circuit for mixed signal CMOS integrated circuits
US6069782A (en) * 1998-08-26 2000-05-30 Integrated Device Technology, Inc. ESD damage protection using a clamp circuit
WO2000028594A1 (en) * 1998-11-09 2000-05-18 Koninklijke Philips Electronics N.V. Over-voltage protection for integrated analog and digital circuits
US6411480B1 (en) 1999-03-01 2002-06-25 International Business Machines Corporation Substrate pumped ESD network with trench structure
US6359314B1 (en) 1999-09-02 2002-03-19 Lsi Logic Corporation Swapped drain structures for electrostatic discharge protection
US6583972B2 (en) 2000-06-15 2003-06-24 Sarnoff Corporation Multi-finger current ballasting ESD protection circuit and interleaved ballasting for ESD-sensitive circuits
US6472286B1 (en) * 2000-08-09 2002-10-29 Taiwan Semiconductor Manufacturing Company Bipolar ESD protection structure
US6509617B2 (en) * 2000-08-23 2003-01-21 Rohm Co., Ltd. Semiconductor device and fabrication method thereof
JP2002305254A (ja) * 2001-04-05 2002-10-18 Mitsubishi Electric Corp 半導体装置およびその製造方法
DE10148794B4 (de) * 2001-10-02 2005-11-17 Infineon Technologies Ag Verfahren zum Herstellen eines MOS-Transistors und MOS-Transistor
US6744112B2 (en) * 2002-10-01 2004-06-01 International Business Machines Corporation Multiple chip guard rings for integrated circuit and chip guard ring interconnect
US7203043B2 (en) * 2003-05-30 2007-04-10 Hewlett-Packard Development Company, L.P. Method and structure for external control of ESD protection in electronic circuits
US6952333B1 (en) 2003-09-15 2005-10-04 National Semiconductor Corporation ESD protection circuit for high-voltage, high DV/DT pads
US6970336B2 (en) * 2003-10-10 2005-11-29 Freescale Semiconductor, Inc. Electrostatic discharge protection circuit and method of operation
US7446990B2 (en) * 2005-02-11 2008-11-04 Freescale Semiconductor, Inc. I/O cell ESD system
KR100795328B1 (ko) * 2006-11-30 2008-01-21 삼성전자주식회사 정전기 방전 특성을 고려한 전계효과 트랜지스터의 모델링회로
US7804669B2 (en) * 2007-04-19 2010-09-28 Qualcomm Incorporated Stacked ESD protection circuit having reduced trigger voltage
US9343900B2 (en) * 2008-07-24 2016-05-17 Robert Bosch Gmbh Passive network for electrostatic protection of integrated circuits
CN101916992B (zh) * 2010-07-28 2013-07-31 锐迪科创微电子（北京）有限公司 pHEMT射频开关静电保护装置及包含该装置的射频前端模块
JP5703103B2 (ja) * 2011-04-13 2015-04-15 株式会社東芝 半導体装置及びｄｃ−ｄｃコンバータ
JP5696074B2 (ja) 2012-03-16 2015-04-08 株式会社東芝 半導体装置
US9972999B2 (en) * 2014-08-08 2018-05-15 Qorvo Us, Inc. Electrostatic discharge (ESD) protection circuit
US10147688B2 (en) 2016-02-25 2018-12-04 Allegro Microsystems, Llc Integrated circuit device with overvoltage discharge protection
US9941224B2 (en) * 2016-08-24 2018-04-10 Allegro Microsystems, Llc Multi-die integrated circuit device with capacitive overvoltage protection
US10145904B2 (en) 2016-08-24 2018-12-04 Allegro Microsystems, Llc Multi-die integrated circuit device with overvoltage protection

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6048106B2 (ja) * 1979-12-24 1985-10-25 富士通株式会社 半導体集積回路
US4819047A (en) * 1987-05-15 1989-04-04 Advanced Micro Devices, Inc. Protection system for CMOS integrated circuits
JPH07105472B2 (ja) * 1988-07-29 1995-11-13 株式会社東芝 入力保護回路
US4990802A (en) * 1988-11-22 1991-02-05 At&T Bell Laboratories ESD protection for output buffers
CA1314946C (en) * 1989-02-01 1993-03-23 Colin Harris Protection of analog reference and bias voltage inputs
US4930036A (en) * 1989-07-13 1990-05-29 Northern Telecom Limited Electrostatic discharge protection circuit for an integrated circuit

Also Published As

Publication number Publication date
JPH05283618A (ja) 1993-10-29
US5301084A (en) 1994-04-05
JP3174636B2 (ja) 2001-06-11
KR100260960B1 (ko) 2000-07-01

Similar Documents

Publication Publication Date Title
KR930005191A (ko) 상보형 금속 산화물 반도체(cmos)집적 회로용 정전방전보호
JP2938571B2 (ja) 集積回路のためのｓｃｒ静電放電保護
US4876584A (en) Electrostatic discharge protection circuit
JPH069018B2 (ja) 半導体構造
EP0032046A2 (en) Circuitry for protecting a semiconductor device against static electricity
KR920010845B1 (ko) 반도체장치
KR940004802A (ko) Npn 바이폴라 트랜지스터를 사용한 정전방전(esd) 보호
KR960012464A (ko) 트랜지스터 보호회로
KR970018509A (ko) 고속 바이폴라/bicmos 회로내의 esd 보호회로를 위해 전압을 홀딩하는 가변 바이폴라 scr
US4287436A (en) Electrical circuit for driving an inductive load
KR930020660A (ko) Esd 보호장치
KR940006258A (ko) 반도체장치 및 고체촬상장치의 수평레지스터
KR930007331B1 (ko) 피보호 다알링턴 트랜지스터 회로 장치
KR930009026B1 (ko) 정전보호회로
US5767537A (en) Capacitively triggered silicon controlled rectifier circuit
KR960704357A (ko) 반도체 장치와 함께 사용하기 위한 기생 mos 트랜지스터를 구비한 패드구조(pad structure with parasitic mos transistor for use with semiconductor devices)
KR970018516A (ko) 고속 바이폴라/bicmos 회로 esd 보호를 위해 트리거하는 향상된 바이폴라 scr
JPH0521714A (ja) 過電圧保護回路
JPH0478162A (ja) 集積回路用保護装置
KR900019372A (ko) 콜렉터에 공진 부하를 갖는 전력소자를 위한 집적구동회로 내의 바이폴라 트랜지스터의 브레이크다운 방지용 보호장치
KR100226741B1 (ko) 정전기보호회로
JPS5915508Y2 (ja) 保護回路
JPS63211757A (ja) 半導体装置
JPS59214252A (ja) Ｃ−ｍｏｓ集積回路
KR960002096B1 (ko) 정전 방전 보호 기능을 가지는 반도체 장치

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920820

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19970812

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19920820

Comment text: Patent Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20000131

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20000414

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20000414

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20030403

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20040329

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20050408

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20060411

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20070405

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20080408

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20090409

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20100401

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20110328

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 20120328

Year of fee payment: 13

PR1001 Payment of annual fee

Payment date: 20120328

Start annual number: 13

End annual number: 13

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20130509

Termination category: Expiration of duration