[go: up one dir, main page]

KR910010530A - 램 테스트시 고속 기록회로 - Google Patents

램 테스트시 고속 기록회로 Download PDF

Info

Publication number
KR910010530A
KR910010530A KR1019890016775A KR890016775A KR910010530A KR 910010530 A KR910010530 A KR 910010530A KR 1019890016775 A KR1019890016775 A KR 1019890016775A KR 890016775 A KR890016775 A KR 890016775A KR 910010530 A KR910010530 A KR 910010530A
Authority
KR
South Korea
Prior art keywords
data
memory
ram test
high speed
speed recording
Prior art date
Application number
KR1019890016775A
Other languages
English (en)
Other versions
KR920007909B1 (ko
Inventor
최훈
서동일
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019890016775A priority Critical patent/KR920007909B1/ko
Priority to US07/496,517 priority patent/US5046049A/en
Priority to JP2079039A priority patent/JP2585831B2/ja
Priority to DE4010292A priority patent/DE4010292A1/de
Priority to FR9004087A priority patent/FR2654865B1/fr
Priority to GB9007255A priority patent/GB2238638B/en
Priority to CN90104919A priority patent/CN1018401B/zh
Priority to IT02080390A priority patent/IT1287696B1/it
Publication of KR910010530A publication Critical patent/KR910010530A/ko
Application granted granted Critical
Publication of KR920007909B1 publication Critical patent/KR920007909B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

내용 없음

Description

램 테스트시 고속 기록회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 실시 회로도.

Claims (1)

  1. 로우 어드레스 신호를 전송하는 수단과, 메모리 셀내에 기록될 데이타를 공급하는 수단과, 각각의 센스앰프 및 메모리 셀로 구성되는 제1메모리 영역(1) 및 제2메모리 영역과, 상기 데이타를 공급하는 수단 및 제1, 제2메모리 영역을 연결시키는 게이트 수단과, 를 포함하는 램 테스트 회로에 있어서, 상기 데이타를 전송하는 수단내에 포함되는 로우 어드레스버퍼(6)의 출력 어드레스 신호를 감지하여, 상기 데이타를 공급하는 수단내의 입출력 드라이버(9)(10)에 공급되는 데이타 신호를 제어하는 데이타 콘트롤부(8)와, 상기 제1메모리 영역(1) 및 제2메모리 영역(2)내에 하나의 워드라인에 대하여 한쌍의 비트라인(B/L) 및 비트라인(B/L바)중에 연결된 셀에만 기록되게 한 메모리 셀을 포함하는 램 테스트시 고속 기록회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890016775A 1989-11-18 1989-11-18 램 테스트시 고속 기록방법 KR920007909B1 (ko)

Priority Applications (8)

Application Number Priority Date Filing Date Title
KR1019890016775A KR920007909B1 (ko) 1989-11-18 1989-11-18 램 테스트시 고속 기록방법
US07/496,517 US5046049A (en) 1989-11-18 1990-03-20 Method of flash write for testing a RAM
JP2079039A JP2585831B2 (ja) 1989-11-18 1990-03-29 Ｒａｍテスト用高速記録回路
DE4010292A DE4010292A1 (de) 1989-11-18 1990-03-30 Hochgeschwindigkeitsschreibverfahren zum testen eines ram
FR9004087A FR2654865B1 (fr) 1989-11-18 1990-03-30 Procede d'ecriture rapide pour tester une memoire a acces aleatoire.
GB9007255A GB2238638B (en) 1989-11-18 1990-03-30 RAM and method of testing a RAM
CN90104919A CN1018401B (zh) 1989-11-18 1990-06-20 用于测试随机存取存储器的高速写方法
IT02080390A IT1287696B1 (it) 1989-11-18 1990-06-28 Metodo di scrittura a lampo per testare una ram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890016775A KR920007909B1 (ko) 1989-11-18 1989-11-18 램 테스트시 고속 기록방법

Publications (2)

Publication Number Publication Date
KR910010530A true KR910010530A (ko) 1991-06-29
KR920007909B1 KR920007909B1 (ko) 1992-09-19

Family

ID=19291793

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890016775A KR920007909B1 (ko) 1989-11-18 1989-11-18 램 테스트시 고속 기록방법

Country Status (8)

Country Link
US (1) US5046049A (ko)
JP (1) JP2585831B2 (ko)
KR (1) KR920007909B1 (ko)
CN (1) CN1018401B (ko)
DE (1) DE4010292A1 (ko)
FR (1) FR2654865B1 (ko)
GB (1) GB2238638B (ko)
IT (1) IT1287696B1 (ko)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2673395B2 (ja) * 1990-08-29 1997-11-05 三菱電機株式会社 半導体記憶装置およびそのテスト方法
JP2704041B2 (ja) * 1990-11-09 1998-01-26 日本電気アイシーマイコンシステム株式会社 半導体メモリ装置
US5241500A (en) * 1992-07-29 1993-08-31 International Business Machines Corporation Method for setting test voltages in a flash write mode
US5424988A (en) * 1992-09-30 1995-06-13 Sgs-Thomson Microelectronics, Inc. Stress test for memory arrays in integrated circuits
US5319606A (en) * 1992-12-14 1994-06-07 International Business Machines Corporation Blocked flash write in dynamic RAM devices
US5452405A (en) * 1993-01-25 1995-09-19 Hewlett-Packard Company Method and apparatus for delta row decompression
US5452429A (en) * 1993-11-17 1995-09-19 International Business Machines Corporation Error correction code on add-on cards for writing portions of data words
US5488691A (en) * 1993-11-17 1996-01-30 International Business Machines Corporation Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operating and initializaiton modes
DE10245713B4 (de) * 2002-10-01 2004-10-28 Infineon Technologies Ag Testsystem und Verfahren zum Testen von Speicherschaltungen
CN100343923C (zh) * 2003-01-28 2007-10-17 华为技术有限公司 一种测试sdram器件的方法
JP5125028B2 (ja) * 2006-08-18 2013-01-23 富士通セミコンダクター株式会社 集積回路
KR200488043Y1 (ko) * 2018-08-30 2018-12-06 오영동 차량의 클리닝 장치
CN109448771B (zh) * 2018-12-25 2023-08-15 北京时代全芯存储技术股份有限公司 记忆体装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58139399A (ja) * 1982-02-15 1983-08-18 Hitachi Ltd 半導体記憶装置
JPH0666436B2 (ja) * 1983-04-15 1994-08-24 株式会社日立製作所 半導体集積回路装置
JPS60115099A (ja) * 1983-11-25 1985-06-21 Fujitsu Ltd 半導体記憶装置
US4661930A (en) * 1984-08-02 1987-04-28 Texas Instruments Incorporated High speed testing of integrated circuit
JPS61202400A (ja) * 1985-03-05 1986-09-08 Mitsubishi Electric Corp 半導体記憶装置
JPS6446300A (en) * 1987-08-17 1989-02-20 Nippon Telegraph & Telephone Semiconductor memory
JPS63104296A (ja) * 1986-10-21 1988-05-09 Nec Corp 半導体記憶装置
JP2609211B2 (ja) * 1987-03-16 1997-05-14 シーメンス・アクチエンゲゼルシヤフト メモリセルの検査回路装置および方法
JP2610598B2 (ja) * 1987-03-16 1997-05-14 シーメンス・アクチエンゲゼルシヤフト 半導体メモリへのデータの並列書込み回路装置
JPS643893A (en) * 1987-06-25 1989-01-09 Nec Corp Semiconductor storage device
US5051995A (en) * 1988-03-14 1991-09-24 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having a test mode setting circuit

Also Published As

Publication number Publication date
KR920007909B1 (ko) 1992-09-19
GB9007255D0 (en) 1990-05-30
GB2238638A (en) 1991-06-05
JPH03168999A (ja) 1991-07-22
IT9020803A0 (it) 1990-06-28
FR2654865A1 (fr) 1991-05-24
JP2585831B2 (ja) 1997-02-26
CN1018401B (zh) 1992-09-23
US5046049A (en) 1991-09-03
FR2654865B1 (fr) 1994-10-28
DE4010292A1 (de) 1991-05-23
IT1287696B1 (it) 1998-08-07
GB2238638B (en) 1994-08-03
IT9020803A1 (it) 1991-12-29
CN1052209A (zh) 1991-06-12

Similar Documents

Publication Publication Date Title
KR890017706A (ko) 다이나믹형 반도체 기억장치
KR900008526A (ko) 반도체 기억장치
KR970029767A (ko) 고속 데이타 입/출력이 가능한 소 점유면적의 데이타 입/출력 회로를 구비한 반도체 메모리 장치
KR850008023A (ko) 반도체 기억장치
KR960006039A (ko) 반도체 기억 장치
KR940007884A (ko) 반도체 장치
KR910010530A (ko) 램 테스트시 고속 기록회로
KR890001085A (ko) 레지스터를 구비한 반도체 메모리 장치
KR880003328A (ko) 반도체 메모리장치
KR860003604A (ko) 반도체 메모리 장치
KR890001091A (ko) 스태틱 ram회로
KR870002592A (ko) 메모리 회로
KR920006983A (ko) 저잡음 감지 구조를 가진 반도체 메모리 장치
KR870002589A (ko) 센스증폭기와 프로그래밍회로 각각에 독립으로 칼럼 트랜스퍼 게이트 트랜지스터 그롤을 갖게한 반도체 기억장치
KR920020499A (ko) 반도체 기억 장치
KR970017610A (ko) 반도체 메모리 장치
KR970029768A (ko) 블럭 기록 기능이 있는 반도체 메모리 장치
KR880013070A (ko) 디지탈 신호처리장치
KR950010084A (ko) 반도체 메모리 장치
KR900008523A (ko) 반도체 메모리 소자
KR960019307A (ko) 반도체 메모리장치
KR860002156A (ko) 반도체 장치
KR880014569A (ko) 반도체 기억장치
US6021062A (en) Semiconductor memory device capable of reducing a load imposed upon a sense amplifier to shorten a sensing time
KR950009729A (ko) 반도체 메모리 장치 및 데이타 판독 방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19891118

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19891118

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19920822

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19921209

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19930308

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19930308

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19950830

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19960830

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19970828

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19980828

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19990814

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20000814

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20010807

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20020807

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20030808

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20040331

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20050802

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20060830

Start annual number: 15

End annual number: 15

PR1001 Payment of annual fee

Payment date: 20070903

Start annual number: 16

End annual number: 16

PR1001 Payment of annual fee

Payment date: 20080904

Start annual number: 17

End annual number: 17

FPAY Annual fee payment

Payment date: 20090914

Year of fee payment: 18

PR1001 Payment of annual fee

Payment date: 20090914

Start annual number: 18

End annual number: 18

EXPY Expiration of term
PC1801 Expiration of term