JP2708191B2 - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2708191B2 JP2708191B2 JP63236156A JP23615688A JP2708191B2 JP 2708191 B2 JP2708191 B2 JP 2708191B2 JP 63236156 A JP63236156 A JP 63236156A JP 23615688 A JP23615688 A JP 23615688A JP 2708191 B2 JP2708191 B2 JP 2708191B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- lead
- semiconductor device
- semiconductor chip
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
- H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49558—Insulating layers on lead frames, e.g. bridging members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49586—Insulating layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/117—Shapes of semiconductor bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/4569—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92147—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1029—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/10—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10
- H01L2225/1011—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
- H01L2225/1088—Arrangements to limit the height of the assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01043—Technetium [Tc]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01092—Uranium [U]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/1576—Iron [Fe] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Die Bonding (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体装置に関し、特にパッゲージに収容
された半導体チップとリードとの間に形成される寄生容
量の低減に適用して有効な技術に関するものである。
された半導体チップとリードとの間に形成される寄生容
量の低減に適用して有効な技術に関するものである。
4メガビット〔Mbit〕ダイナミックRAM(Dynatic Ran
dom Access Memory)や、1メガビットスタティックRAM
(SRAM)などの大規模集積回路を備えた近年の半導体装
置においては、半導体チップ(以下、チップという)の
面積が増大しているにもかかわらず、これを収容するパ
ッケージの寸法が規格化され、その面積を大きくするこ
とができないという制約がある。
dom Access Memory)や、1メガビットスタティックRAM
(SRAM)などの大規模集積回路を備えた近年の半導体装
置においては、半導体チップ(以下、チップという)の
面積が増大しているにもかかわらず、これを収容するパ
ッケージの寸法が規格化され、その面積を大きくするこ
とができないという制約がある。
そのため、外部端子であるリードのパッケージに埋設
された部分(インナリード)の長さが短くなり、リード
がパッケージから抜け易くなったり、リードを折り曲げ
る際にパッケージにクラックが発生したりする問題が生
じている。
された部分(インナリード)の長さが短くなり、リード
がパッケージから抜け易くなったり、リードを折り曲げ
る際にパッケージにクラックが発生したりする問題が生
じている。
特に、表面実装方式のパッケージでは、パッケージ中
に含まれる水分が半田リフロー時の熱で膨張することに
よって、パッケージにクラックが発生する、いわゆるリ
フロークラックの問題が深刻になっている。
に含まれる水分が半田リフロー時の熱で膨張することに
よって、パッケージにクラックが発生する、いわゆるリ
フロークラックの問題が深刻になっている。
その解決手段として、特開昭60−167454や特開昭61−
218139号に開示されているように、チップを搭載するタ
ブ(ダイパッド)をなくして、リード上に接着された絶
縁フィルムの上にチップを搭載し(Chip On Lead)、チ
ップのボンディングパッドとリードの先端部とをワイヤ
で結線する、いわゆるタブレスリードフレーム方式のパ
ッケージ構造が提案されている。
218139号に開示されているように、チップを搭載するタ
ブ(ダイパッド)をなくして、リード上に接着された絶
縁フィルムの上にチップを搭載し(Chip On Lead)、チ
ップのボンディングパッドとリードの先端部とをワイヤ
で結線する、いわゆるタブレスリードフレーム方式のパ
ッケージ構造が提案されている。
また、特開昭59−92556号や特開昭61−236130号に開
示されているように、リードを接着剤でチップの上面に
接着し(Lead On Chip)、チップのボンディングパッド
とリードの先端部とをワイヤで結線するパッケージ構造
も提案されている。
示されているように、リードを接着剤でチップの上面に
接着し(Lead On Chip)、チップのボンディングパッド
とリードの先端部とをワイヤで結線するパッケージ構造
も提案されている。
チップの上面または下面にリードを配設する上記パッ
ケージ構造によれば、パッケージ内部のリード長を長く
することができるため、パッケージの耐熱性や耐湿性が
向上する。また、タブをなくすことによって、樹脂とリ
ードとの密着性が向上するため、リフロークラック耐性
が向上する。その結果、大形化したチップでも従来寸法
のパッケージに収容することが可能となる。さらに、こ
のパッケージ構造は、ボンディングワイヤ長を短くする
ことができるため、配線遅延を低減することができる、
という利点も備えている。
ケージ構造によれば、パッケージ内部のリード長を長く
することができるため、パッケージの耐熱性や耐湿性が
向上する。また、タブをなくすことによって、樹脂とリ
ードとの密着性が向上するため、リフロークラック耐性
が向上する。その結果、大形化したチップでも従来寸法
のパッケージに収容することが可能となる。さらに、こ
のパッケージ構造は、ボンディングワイヤ長を短くする
ことができるため、配線遅延を低減することができる、
という利点も備えている。
しかしながら、本発明者の検討によれば、チップの上
面または下面にリードを配設する上記従来のパッケージ
構造は、チップとリードとの間に形成される寄生容量が
増大してしまう、という問題についての配慮がなされて
いない。そして、チップとリードとの間の寄生容量が増
大すると、入出力ピン容量が増大し、配線遅延が増大す
ることから、半導体装置の高速動作が妨げられることに
なる。
面または下面にリードを配設する上記従来のパッケージ
構造は、チップとリードとの間に形成される寄生容量が
増大してしまう、という問題についての配慮がなされて
いない。そして、チップとリードとの間の寄生容量が増
大すると、入出力ピン容量が増大し、配線遅延が増大す
ることから、半導体装置の高速動作が妨げられることに
なる。
本発明は、上記した問題点に着目してなされたもので
あり、その目的は、チップの回路形成面に対向させてリ
ードを配設するパッケージ構造を備えた半導体装置にお
いて、チップとリードとの間に形成される寄生容量を低
減することができる技術を提供することにある。
あり、その目的は、チップの回路形成面に対向させてリ
ードを配設するパッケージ構造を備えた半導体装置にお
いて、チップとリードとの間に形成される寄生容量を低
減することができる技術を提供することにある。
本発明の前記ならびにその他の目的と新規な特徴は、
本明細書の記述および添付図面から明らかになるであろ
う。
本明細書の記述および添付図面から明らかになるであろ
う。
本願において開示される発明のうち、代表的なものの
概要を簡単に説明すれば、次のとおりである。
概要を簡単に説明すれば、次のとおりである。
すなわち、本発明の半導体装置は、半導体チップと、
この半導体チップの回路形成面に対向するように配置さ
れ、かつ前記回路形成面の電極に電気的に接続される複
数のインナーリードと、前記インナーリードと前記半導
体チップ間に存在する絶縁物とから成り、前記インナー
リードの前記回路形成面に対向する部分は第一部分と第
二部分とを有し、前記第一部分と前記半導体チップの前
記回路形成面との距離よりも前記第二部分と前記半導体
チップの前記回路形成面との距離の方が大きくなるよう
に構成され、前記インナーリードと前記電極とを前記第
一部分で電気的に接続したことを特徴とする。
この半導体チップの回路形成面に対向するように配置さ
れ、かつ前記回路形成面の電極に電気的に接続される複
数のインナーリードと、前記インナーリードと前記半導
体チップ間に存在する絶縁物とから成り、前記インナー
リードの前記回路形成面に対向する部分は第一部分と第
二部分とを有し、前記第一部分と前記半導体チップの前
記回路形成面との距離よりも前記第二部分と前記半導体
チップの前記回路形成面との距離の方が大きくなるよう
に構成され、前記インナーリードと前記電極とを前記第
一部分で電気的に接続したことを特徴とする。
チップとその回路形成面に対向するように配置された
インナーリードとの間に形成される寄生容量の大きさ
は、チップとインナーリードとの距離に逆比例し、それ
らの対向面積に比例する。従って、インナーリードとチ
ップとの間に絶縁物が配置され、インナーリードの回路
形成面に対向する部分は第一部分と第二部分とを有し、
前記第一部分と前記半導体チップの前記回路形成面との
距離よりも前記第二部分と前記半導体チップの前記回路
形成面との距離の方が大きくなるように構成されている
本発明によれば、上記寄生容量を低減することができ
る。
インナーリードとの間に形成される寄生容量の大きさ
は、チップとインナーリードとの距離に逆比例し、それ
らの対向面積に比例する。従って、インナーリードとチ
ップとの間に絶縁物が配置され、インナーリードの回路
形成面に対向する部分は第一部分と第二部分とを有し、
前記第一部分と前記半導体チップの前記回路形成面との
距離よりも前記第二部分と前記半導体チップの前記回路
形成面との距離の方が大きくなるように構成されている
本発明によれば、上記寄生容量を低減することができ
る。
本発明の半導体装置を実施例に基づいて説明する前
に、その参考例について説明する。
に、その参考例について説明する。
第1図は、本発明の参考例である半導体装置を示す第
3図のI−I線断面図、第2図は、同じく第3図のII−
II線部分破断断面図、第3図は、この半導体装置の略平
面図、第4図は、この半導体装置の回路ブロックを示す
半導体チップの略平面図である。
3図のI−I線断面図、第2図は、同じく第3図のII−
II線部分破断断面図、第3図は、この半導体装置の略平
面図、第4図は、この半導体装置の回路ブロックを示す
半導体チップの略平面図である。
参考例の半導体装置は樹脂封止形半導体装置であり、
そのパッケージ構造は、タブレスリードフレーム方式を
用いたDIP(Dual in−line package)である。
そのパッケージ構造は、タブレスリードフレーム方式を
用いたDIP(Dual in−line package)である。
パッケージ本体1は、例えばエポキシ樹脂にシリカ
(SiO2)などのフィラーを充填してその熱膨張係数をシ
リコンの熱膨張係数に近づけた樹脂からなり、曲げ強度
やリフロー・クラックに強い構造となっている。
(SiO2)などのフィラーを充填してその熱膨張係数をシ
リコンの熱膨張係数に近づけた樹脂からなり、曲げ強度
やリフロー・クラックに強い構造となっている。
パッケージ本体1の長手方向の両側面には、入出力ピ
ンおよび電源ピンを構成する複数本のリード2が外方に
延在するとともに、下方に折り曲げられている。これら
のリード2は、例えばCuからなり、その表面には、例え
ばSn−Ni合金などのメッキが施されている。
ンおよび電源ピンを構成する複数本のリード2が外方に
延在するとともに、下方に折り曲げられている。これら
のリード2は、例えばCuからなり、その表面には、例え
ばSn−Ni合金などのメッキが施されている。
パッケージ本体1の内部に埋設されたリード2の上面
には、例えばポリイミド樹脂からなる矩形の絶縁フィル
ム3aが接着剤4を介して接合されている。この接着剤4
は、例えばポリイミド樹脂系の接着剤である。
には、例えばポリイミド樹脂からなる矩形の絶縁フィル
ム3aが接着剤4を介して接合されている。この接着剤4
は、例えばポリイミド樹脂系の接着剤である。
リード2は、第3図に示すように、絶縁フィルム3aの
下面において、水平方向にほぼ直角に折り曲げられ、例
えばAgメッキが施されたリード2の先端部が、絶縁フィ
ルム3aの短辺から外方に突出されている。
下面において、水平方向にほぼ直角に折り曲げられ、例
えばAgメッキが施されたリード2の先端部が、絶縁フィ
ルム3aの短辺から外方に突出されている。
リード2は、さらに、第1図、第2図に示すように、
絶縁フィルム3aの下面において、その中途部分が下方に
折り曲げられ、これによって生じたリード2と絶縁フィ
ルム3aとの隙間には、モールド時におけるリード2の変
形を防止するため、この隙間とほぼ等しい膜厚の第2の
絶縁フィルム3bが接着されている。第2図に示されるよ
うに、リード2のうち外方に突出した部分がアウターリ
ード2aであり、パッケージ本体1の内部に埋設された部
分がインナーリード2bであり、インナーリード2bは、図
示するように、第一部分2b1と、第2部分2b2とを有して
いる。そして、第1部分2b1とチップ5の回路形成面と
の距離よりも第2部分2b2とチップ5の回路形成面との
距離の方が大きく成るように構成されている。なお、こ
の絶縁フィルム3bは、例えば前記絶縁フィルム3aと同じ
ポリイミド樹脂からなる。
絶縁フィルム3aの下面において、その中途部分が下方に
折り曲げられ、これによって生じたリード2と絶縁フィ
ルム3aとの隙間には、モールド時におけるリード2の変
形を防止するため、この隙間とほぼ等しい膜厚の第2の
絶縁フィルム3bが接着されている。第2図に示されるよ
うに、リード2のうち外方に突出した部分がアウターリ
ード2aであり、パッケージ本体1の内部に埋設された部
分がインナーリード2bであり、インナーリード2bは、図
示するように、第一部分2b1と、第2部分2b2とを有して
いる。そして、第1部分2b1とチップ5の回路形成面と
の距離よりも第2部分2b2とチップ5の回路形成面との
距離の方が大きく成るように構成されている。なお、こ
の絶縁フィルム3bは、例えば前記絶縁フィルム3aと同じ
ポリイミド樹脂からなる。
絶縁フィルム3aの上面には、シリコン単結晶からなる
矩形の半導体チップ5が接着剤6を介して接合されてい
る。この接着剤6は、例えばシリコーン樹脂系の接着剤
である。チップ5は、その面積が絶縁フィルム3aの面積
よりも僅かに小さくなっている。また、チップ5の上面
側が集積回路形成面となっており、その表面には、平坦
化などを目的として、例えばポリイミド樹脂からなる保
護膜7が被着されている。このチップ5の集積回路形成
面には、例えば4メガビットMOS・DRAMが形成されてい
る。
矩形の半導体チップ5が接着剤6を介して接合されてい
る。この接着剤6は、例えばシリコーン樹脂系の接着剤
である。チップ5は、その面積が絶縁フィルム3aの面積
よりも僅かに小さくなっている。また、チップ5の上面
側が集積回路形成面となっており、その表面には、平坦
化などを目的として、例えばポリイミド樹脂からなる保
護膜7が被着されている。このチップ5の集積回路形成
面には、例えば4メガビットMOS・DRAMが形成されてい
る。
第4図に示すように、チップ5の中央部には、この4
メガビットMOS・DRAMのメモリセルアレイMが配置さ
れ、その両側に、周辺回路Pが配置されている。チップ
5の短辺側周縁部と周辺回路Pとの間には、複数のボン
ディングパッド8が配置され、各ボンディングパッド8
とリード2とは、図示するようにインナーリード2bの第
一部分2b1で、Au、CuあるいはAlなどからなるワイヤ9
を介して電気的に接続されている。
メガビットMOS・DRAMのメモリセルアレイMが配置さ
れ、その両側に、周辺回路Pが配置されている。チップ
5の短辺側周縁部と周辺回路Pとの間には、複数のボン
ディングパッド8が配置され、各ボンディングパッド8
とリード2とは、図示するようにインナーリード2bの第
一部分2b1で、Au、CuあるいはAlなどからなるワイヤ9
を介して電気的に接続されている。
ところで、樹脂封止形半導体装置においては、通常チ
ップ5とリード2との間に寄生容量が形成されている。
この寄生容量は、チップ5とリード2との距離に逆比例
し、それらの対向面積に比例して増大するため、パッケ
ージ本体1の内部に埋設されたリード2の大部分がチッ
プ5の下面に位置しているようなパッケージ構造におい
ては、チップ5とリード2との対向面積が大きくなるた
め、大きな寄生容量が形成されてしまう。
ップ5とリード2との間に寄生容量が形成されている。
この寄生容量は、チップ5とリード2との距離に逆比例
し、それらの対向面積に比例して増大するため、パッケ
ージ本体1の内部に埋設されたリード2の大部分がチッ
プ5の下面に位置しているようなパッケージ構造におい
ては、チップ5とリード2との対向面積が大きくなるた
め、大きな寄生容量が形成されてしまう。
しかしながら、チップ5の下面に位置しているリード
2の中途部分が下方に折り曲げられているため、チップ
5とリード2との距離がその分だけ大きくなっている。
従って、リード2の中途部分が下方に折り曲げられてい
ない場合に比べ、チップ5とリード2との間に形成され
る寄生容量を低減することができる。
2の中途部分が下方に折り曲げられているため、チップ
5とリード2との距離がその分だけ大きくなっている。
従って、リード2の中途部分が下方に折り曲げられてい
ない場合に比べ、チップ5とリード2との間に形成され
る寄生容量を低減することができる。
その結果、入出力ピンを構成するリード2の容量も小
さくなり、チップ5に形成された4メガビットMOS・DRA
Mへのアクセスが高速化される。
さくなり、チップ5に形成された4メガビットMOS・DRA
Mへのアクセスが高速化される。
なお、リード2と絶縁フィルム3aとの隙間に、絶縁フ
ィルム3aと同じ材質の第2の絶縁フィルム3bを接着した
が、例えば絶縁フィルム3a,3bを一体成形してもよく、
また、絶縁フィルム3aと絶縁フィルム3bとを異なる材料
で構成してもよい。
ィルム3aと同じ材質の第2の絶縁フィルム3bを接着した
が、例えば絶縁フィルム3a,3bを一体成形してもよく、
また、絶縁フィルム3aと絶縁フィルム3bとを異なる材料
で構成してもよい。
第5図は、本発明の一実施例である半導体装置を示す
第6図のV−V線断面図、第6図は、この半導体装置の
略平面図、第7図は、この半導体装置の回路ブロックを
示す半導体装置チップの略平面図である。
第6図のV−V線断面図、第6図は、この半導体装置の
略平面図、第7図は、この半導体装置の回路ブロックを
示す半導体装置チップの略平面図である。
本実施例のパッケージ構造は、前記参考例と同じく、
タブレスリードフレーム方式のDIPであるが、前記参考
例が、チップ5の下面にリード2を配設する、いわゆる
チップ・オン・リード(Chip On Lead)方式を用いてい
るのに対し、本実施例の半導体装置は、リード2の下面
にチップ5を配設する、いわゆるリード・オン・チップ
(Lead On Chip)方式を用いている。
タブレスリードフレーム方式のDIPであるが、前記参考
例が、チップ5の下面にリード2を配設する、いわゆる
チップ・オン・リード(Chip On Lead)方式を用いてい
るのに対し、本実施例の半導体装置は、リード2の下面
にチップ5を配設する、いわゆるリード・オン・チップ
(Lead On Chip)方式を用いている。
すなわち、前記参考例と同様の樹脂からなるパッケー
ジ本体1に封止されたチップ5は、その上面側が集積回
路形成面となっており、この集積回路形成面には、例え
ば4メガビットMOS・DRAMが形成されている。
ジ本体1に封止されたチップ5は、その上面側が集積回
路形成面となっており、この集積回路形成面には、例え
ば4メガビットMOS・DRAMが形成されている。
第7図に示すように、このチップ5の中央部には、チ
ップの長辺方向に延びる周辺回路Pが配置され、その両
側にメモリセルアレイMが配置されている。チップ5の
中央部に周辺回路Pを配置したことにより、チップ5の
短辺側に周辺回路Pが配置されている前記参考例の4メ
ガビットMOS・DRAMに比べて、チップ5の長辺方向に延
びる配線長を短くすることができるので、配線遅延がよ
り低減される。
ップの長辺方向に延びる周辺回路Pが配置され、その両
側にメモリセルアレイMが配置されている。チップ5の
中央部に周辺回路Pを配置したことにより、チップ5の
短辺側に周辺回路Pが配置されている前記参考例の4メ
ガビットMOS・DRAMに比べて、チップ5の長辺方向に延
びる配線長を短くすることができるので、配線遅延がよ
り低減される。
チップ5の中央部において、周辺回路Pとメモリアレ
イMとの間には、ボンディングパッド8が集中的に配置
されている。
イMとの間には、ボンディングパッド8が集中的に配置
されている。
第5図に示すように、チップ5の上面には、例えばポ
リイミド樹脂からなる矩形の絶縁フィルム3aが接着剤6
を介して接合されている。この絶縁フィルム3aは、その
面積チップ5よりも僅かに大きく、かつ、中央部には、
開孔10が形成されている。
リイミド樹脂からなる矩形の絶縁フィルム3aが接着剤6
を介して接合されている。この絶縁フィルム3aは、その
面積チップ5よりも僅かに大きく、かつ、中央部には、
開孔10が形成されている。
絶縁フィルム3aの上面には、複数のリード2が接着剤
4を介して接合されている。このリード2は、第6図に
示すように、絶縁フィルム3aの上面で水平方向に折り曲
げられ、その先端部が電極つまりボンディングパッド8
の近傍に配置されている。そして、リード2とボンディ
ングパッド8とが、ワイヤ9を介して電気的に接続され
ている。
4を介して接合されている。このリード2は、第6図に
示すように、絶縁フィルム3aの上面で水平方向に折り曲
げられ、その先端部が電極つまりボンディングパッド8
の近傍に配置されている。そして、リード2とボンディ
ングパッド8とが、ワイヤ9を介して電気的に接続され
ている。
リード2は、第5図に示すように、絶縁フィルム3aの
上面において、その中途部分が上方に折り曲げられ、こ
れによって生じたリード2と絶縁フィルム3aとの隙間に
は、この隙間とほぼ等しい膜厚の絶縁フィルム3bが接着
されている。
上面において、その中途部分が上方に折り曲げられ、こ
れによって生じたリード2と絶縁フィルム3aとの隙間に
は、この隙間とほぼ等しい膜厚の絶縁フィルム3bが接着
されている。
このように、本実施例においては、チップ5の上面に
位置しているリード2の中途部分が上方に折り曲げられ
て、インナーリード2bは第一部分2b1と第二部分2b2とを
有し、チップ5の回路形成面とインナーリード2bとの距
離が、第一部分2b1よりも第二部分2b2の方が大きくなっ
ているため、リード2の中途部分が上方に折り曲げられ
ていない従来技術に比べ、チップ5とリード2との間に
形成される寄生容量を低減することができる。
位置しているリード2の中途部分が上方に折り曲げられ
て、インナーリード2bは第一部分2b1と第二部分2b2とを
有し、チップ5の回路形成面とインナーリード2bとの距
離が、第一部分2b1よりも第二部分2b2の方が大きくなっ
ているため、リード2の中途部分が上方に折り曲げられ
ていない従来技術に比べ、チップ5とリード2との間に
形成される寄生容量を低減することができる。
従って、入出力ピンを構成するリード2の容量も小さ
くなり、チップ5に形成された4メガビットMOS・DRAM
へのアクセスを高速化することができる。
くなり、チップ5に形成された4メガビットMOS・DRAM
へのアクセスを高速化することができる。
以上、本発明者によってなされた発明を実施例に基づ
き具体的に説明したが、本発明は前記実施例に限定され
るものではなく、その要旨を逸脱しない範囲で種々変更
可能であることはいうまでもない。
き具体的に説明したが、本発明は前記実施例に限定され
るものではなく、その要旨を逸脱しない範囲で種々変更
可能であることはいうまでもない。
例えば第8図に示すように、チップ5に形成された所
定の集積回路とリード2とが、半田バンプ11を介して電
気的に接続されているようなパッケージ構造に適用する
こともできる。すなわち、図示したように、パッケージ
本体1の内部に埋設されたリード2の大部分が、チップ
5の下面に沿って配設されている場合において、半田バ
ンプ11,11間を接続するリード2の中途部分を下方に折
り曲げることにより、このリード2とチップ5との間に
形成される寄生容量を低減することができる。
定の集積回路とリード2とが、半田バンプ11を介して電
気的に接続されているようなパッケージ構造に適用する
こともできる。すなわち、図示したように、パッケージ
本体1の内部に埋設されたリード2の大部分が、チップ
5の下面に沿って配設されている場合において、半田バ
ンプ11,11間を接続するリード2の中途部分を下方に折
り曲げることにより、このリード2とチップ5との間に
形成される寄生容量を低減することができる。
また、前記実施例のパッケージは、DIPであったが、
これに限定されるものではなく、例えばSOJ(Small Out
line J−lead Package)やPLCC(Plastic Leaded Chip
Carrier)などであってもよい。
これに限定されるものではなく、例えばSOJ(Small Out
line J−lead Package)やPLCC(Plastic Leaded Chip
Carrier)などであってもよい。
さらに、タブレスリードフレーム方式を用いた半導体
装置に限定されるものではなく、例えばタブに搭載され
たチップの上面にリードを配設する方式の半導体装置に
も適用することができる。
装置に限定されるものではなく、例えばタブに搭載され
たチップの上面にリードを配設する方式の半導体装置に
も適用することができる。
以上の説明では、主として本発明者によってなされた
発明をその背景となった利用分野であるMOS・RAMに適用
した場合について説明したが、本発明は、それに限定さ
れるものではなく、例えばEPROMなどの他の半導体メモ
リや、マイクロコンピュータなどの論理LSIにも適用す
ることができる。
発明をその背景となった利用分野であるMOS・RAMに適用
した場合について説明したが、本発明は、それに限定さ
れるものではなく、例えばEPROMなどの他の半導体メモ
リや、マイクロコンピュータなどの論理LSIにも適用す
ることができる。
本願において開示される発明のうち、代表的なものに
よって得られる効果を簡単に説明すれば、下記のとおり
である。
よって得られる効果を簡単に説明すれば、下記のとおり
である。
すなわち、インナーリードとチップ間に絶縁物が配置
され、インナーリードのうちチップと対向する部分は第
一部分と第2部分とを有し、第1部分とチップの回路形
成面との距離よりも第二部分とチップの回路形成面との
距離の方が大きくなるように構成されているので、チッ
プとリードとの間に形成される寄生容量を低減すること
ができる。
され、インナーリードのうちチップと対向する部分は第
一部分と第2部分とを有し、第1部分とチップの回路形
成面との距離よりも第二部分とチップの回路形成面との
距離の方が大きくなるように構成されているので、チッ
プとリードとの間に形成される寄生容量を低減すること
ができる。
さらに、チップの中央部に周辺回路を配置することに
より、チップの長辺方向に延びる配線長を短くすること
ができるので、配線遅延を低減することができる。
より、チップの長辺方向に延びる配線長を短くすること
ができるので、配線遅延を低減することができる。
第1図は本発明の参考例である半導体装置を示す第3図
のI−I線断面図、 第2図は同じく第3図のII−II線部分破断断面図、 第3図はこの半導体装置の略平面図、 第4図はこの半導体装置の回路ブロックを示す半導体チ
ップの略平面図、 第5図は本発明の一実施例である半導体装置を示す第6
図のV−V線断面図、 第6図は第5図に示した半導体装置の概略平面図、 第7図は第5図に示した半導体装置の回路ブロックを示
す半導体チップの略平面図、 第8図は本発明の他の実施例である半導体装置を示す要
部破断断面図である。 1……パッケージ本体、2……リード、2a……アウター
リード、2b……インナーリード、2b1……第一部分、2b2
……第二部分、3a,3b……絶縁フィルム、4,6……接着
剤、5……半導体チップ、7……保護膜、8……ボンデ
ィングパッド、9……ワイヤ、10……開孔、11……半田
バンプ、M……メモリセルアレイ、P……周辺回路。
のI−I線断面図、 第2図は同じく第3図のII−II線部分破断断面図、 第3図はこの半導体装置の略平面図、 第4図はこの半導体装置の回路ブロックを示す半導体チ
ップの略平面図、 第5図は本発明の一実施例である半導体装置を示す第6
図のV−V線断面図、 第6図は第5図に示した半導体装置の概略平面図、 第7図は第5図に示した半導体装置の回路ブロックを示
す半導体チップの略平面図、 第8図は本発明の他の実施例である半導体装置を示す要
部破断断面図である。 1……パッケージ本体、2……リード、2a……アウター
リード、2b……インナーリード、2b1……第一部分、2b2
……第二部分、3a,3b……絶縁フィルム、4,6……接着
剤、5……半導体チップ、7……保護膜、8……ボンデ
ィングパッド、9……ワイヤ、10……開孔、11……半田
バンプ、M……メモリセルアレイ、P……周辺回路。
───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 昭63−152161(JP,A) 特開 昭48−56065(JP,A) 特開 昭63−293963(JP,A)
Claims (8)
- 【請求項1】半導体チップと、この半導体チップの回路
形成面に対向するように配置され、かつ前記回路形成面
の電極に電気的に接続される複数のインナーリードと、
前記インナーリードと前記半導体チップ間に存在する絶
縁物とから成り、前記インナーリードの前記回路形成面
に対向する部分は第一部分と第二部分とを有し、前記第
一部分と前記半導体チップの前記回路形成面との距離よ
りも前記第二部分と前記半導体チップの前記回路形成面
との距離の方が大きくなるように構成され、前記インナ
ーリードと前記電極とを前記第一部分で電気的に接続し
たことを特徴とする半導体装置。 - 【請求項2】前記電極と前記第一部分とをボンディング
ワイヤにより電気的に接続したことを特徴とする請求項
1記載の半導体装置。 - 【請求項3】前記電極と前記第一部分とを半田バンプを
介して電気的に接続したことを特徴とする請求項1記載
の半導体装置。 - 【請求項4】前記絶縁物は樹脂から成ることを特徴とす
る請求項1記載の半導体装置。 - 【請求項5】前記半導体チップの中央部に前記ボンディ
ングパッドが配置されていることを特徴とする請求項1
記載の半導体装置。 - 【請求項6】前記半導体チップは長方形であることを特
徴とする請求項1記載の半導体装置。 - 【請求項7】前記半導体チップの長辺方向に沿って前記
ボンディングパッドが形成されていることを特徴とする
請求項6記載の半導体装置。 - 【請求項8】前記半導体チップの長辺方向に沿って周辺
回路が形成されていることを特徴とする請求項6記載の
半導体装置。
Priority Applications (34)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63236156A JP2708191B2 (ja) | 1988-09-20 | 1988-09-20 | 半導体装置 |
US07/409,332 US5068712A (en) | 1988-09-20 | 1989-09-19 | Semiconductor device |
KR1019890013440A KR0158868B1 (ko) | 1988-09-20 | 1989-09-19 | 반도체장치 |
US07/990,272 US5358904A (en) | 1988-09-20 | 1992-12-14 | Semiconductor device |
US08/293,555 US5530286A (en) | 1988-03-20 | 1994-08-22 | Semiconductor device |
KR1019940023053A KR0167388B1 (ko) | 1988-09-20 | 1994-09-13 | 반도체장치 |
KR1019940023054A KR0167389B1 (ko) | 1988-09-20 | 1994-09-13 | 반도체장치 |
US08/464,131 US5612569A (en) | 1988-03-20 | 1995-06-05 | Semiconductor device |
US08/646,031 US5793099A (en) | 1988-09-20 | 1996-05-07 | Semiconductor device |
US08/790,985 US5821606A (en) | 1988-09-20 | 1997-01-29 | Semiconductor device |
US09/035,104 US6018191A (en) | 1988-09-20 | 1998-03-05 | Semiconductor device |
US09/046,542 US5863817A (en) | 1988-09-20 | 1998-03-24 | Semiconductor device |
US09/052,981 US5914530A (en) | 1988-09-20 | 1998-04-01 | Semiconductor device |
US09/060,368 US6069029A (en) | 1988-09-20 | 1998-04-15 | Semiconductor device chip on lead and lead on chip manufacturing |
US09/066,877 US6072231A (en) | 1988-03-20 | 1998-04-28 | Semiconductor device |
KR1019980018647A KR0161353B1 (ko) | 1988-09-20 | 1998-05-23 | 수지봉지패키지의 제조방법 |
KR1019980018645A KR0161355B1 (ko) | 1988-09-20 | 1998-05-23 | 반도체장치의 제조방법 |
KR1019980018646A KR0161354B1 (ko) | 1988-09-20 | 1998-05-23 | 반도체장치 |
KR1019980023317A KR0167440B1 (ko) | 1988-09-20 | 1998-06-22 | 반도체장치 |
KR1019980023314A KR0167437B1 (en) | 1988-09-20 | 1998-06-22 | Method for manufacturing semicondutor device |
KR1019980023315A KR0167438B1 (ko) | 1988-09-20 | 1998-06-22 | 반도체장치의 제조방법 |
KR1019980023316A KR0167439B1 (ko) | 1988-09-20 | 1998-06-22 | 반도체장치 |
US09/166,121 US6100115A (en) | 1988-09-20 | 1998-10-05 | Semiconductor device |
US09/166,532 US5981315A (en) | 1988-09-20 | 1998-10-06 | Semiconductor device |
US09/167,736 US6100580A (en) | 1988-09-20 | 1998-10-07 | Semiconductor device having all outer leads extending from one side of a resin member |
US09/168,097 US6124629A (en) | 1988-09-20 | 1998-10-08 | Semiconductor device including a resin sealing member which exposes the rear surface of the sealed semiconductor chip |
US09/288,673 US6081023A (en) | 1988-03-20 | 1999-04-09 | Semiconductor device |
US09/290,582 US6130114A (en) | 1988-03-20 | 1999-04-13 | Semiconductor device |
US09/481,398 US6204552B1 (en) | 1988-03-20 | 2000-01-12 | Semiconductor device |
US09/482,648 US6326681B1 (en) | 1988-09-20 | 2000-01-13 | Semiconductor device |
US09/558,105 US6531760B1 (en) | 1988-09-20 | 2000-04-25 | Semiconductor device |
US09/771,617 US6303982B2 (en) | 1988-09-20 | 2001-01-30 | Semiconductor device |
US10/322,672 US6720208B2 (en) | 1988-09-20 | 2002-12-19 | Semiconductor device |
US10/774,405 US6919622B2 (en) | 1988-09-20 | 2004-02-10 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63236156A JP2708191B2 (ja) | 1988-09-20 | 1988-09-20 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0283962A JPH0283962A (ja) | 1990-03-26 |
JP2708191B2 true JP2708191B2 (ja) | 1998-02-04 |
Family
ID=16996593
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63236156A Expired - Lifetime JP2708191B2 (ja) | 1988-03-20 | 1988-09-20 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (15) | US5793099A (ja) |
JP (1) | JP2708191B2 (ja) |
Families Citing this family (122)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2708191B2 (ja) * | 1988-09-20 | 1998-02-04 | 株式会社日立製作所 | 半導体装置 |
JP2509422B2 (ja) * | 1991-10-30 | 1996-06-19 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
US6087006A (en) * | 1994-08-31 | 2000-07-11 | Hitachi, Ltd. | Surface-protecting film and resin-sealed semiconductor device having said film |
KR100333452B1 (ko) | 1994-12-26 | 2002-04-18 | 이사오 우치가사키 | 필름 형상의 유기 다이본딩재 및 이를 이용한 반도체 장치 |
US7012320B2 (en) * | 1995-07-06 | 2006-03-14 | Hitachi Chemical Company, Ltd. | Semiconductor device and process for fabrication thereof |
TW310481B (ja) * | 1995-07-06 | 1997-07-11 | Hitachi Chemical Co Ltd | |
US6099678A (en) * | 1995-12-26 | 2000-08-08 | Hitachi Chemical Company Ltd. | Laminating method of film-shaped organic die-bonding material, die-bonding method, laminating machine and die-bonding apparatus, semiconductor device, and fabrication process of semiconductor device |
JPH1070230A (ja) * | 1996-08-27 | 1998-03-10 | Hitachi Cable Ltd | Loc用リードフレーム |
JP2933554B2 (ja) * | 1996-11-28 | 1999-08-16 | 九州日本電気株式会社 | 半導体装置およびその製造方法 |
US7321485B2 (en) | 1997-04-08 | 2008-01-22 | X2Y Attenuators, Llc | Arrangement for energy conditioning |
US6650525B2 (en) | 1997-04-08 | 2003-11-18 | X2Y Attenuators, Llc | Component carrier |
US7110235B2 (en) * | 1997-04-08 | 2006-09-19 | Xzy Altenuators, Llc | Arrangement for energy conditioning |
US7106570B2 (en) | 1997-04-08 | 2006-09-12 | Xzy Altenuators, Llc | Pathway arrangement |
US7336467B2 (en) | 2000-10-17 | 2008-02-26 | X2Y Attenuators, Llc | Energy pathway arrangement |
US7110227B2 (en) | 1997-04-08 | 2006-09-19 | X2Y Attenuators, Llc | Universial energy conditioning interposer with circuit architecture |
US6603646B2 (en) | 1997-04-08 | 2003-08-05 | X2Y Attenuators, Llc | Multi-functional energy conditioner |
US6606011B2 (en) | 1998-04-07 | 2003-08-12 | X2Y Attenuators, Llc | Energy conditioning circuit assembly |
US7274549B2 (en) | 2000-12-15 | 2007-09-25 | X2Y Attenuators, Llc | Energy pathway arrangements for energy conditioning |
US7042703B2 (en) | 2000-03-22 | 2006-05-09 | X2Y Attenuators, Llc | Energy conditioning structure |
US9054094B2 (en) | 1997-04-08 | 2015-06-09 | X2Y Attenuators, Llc | Energy conditioning circuit arrangement for integrated circuit |
US6018448A (en) | 1997-04-08 | 2000-01-25 | X2Y Attenuators, L.L.C. | Paired multi-layered dielectric independent passive component architecture resulting in differential and common mode filtering with surge protection in one integrated package |
US7301748B2 (en) | 1997-04-08 | 2007-11-27 | Anthony Anthony A | Universal energy conditioning interposer with circuit architecture |
US6894884B2 (en) | 1997-04-08 | 2005-05-17 | Xzy Attenuators, Llc | Offset pathway arrangements for energy conditioning |
US20030161086A1 (en) | 2000-07-18 | 2003-08-28 | X2Y Attenuators, Llc | Paired multi-layered dielectric independent passive component architecture resulting in differential and common mode filtering with surge protection in one integrated package |
US7336468B2 (en) | 1997-04-08 | 2008-02-26 | X2Y Attenuators, Llc | Arrangement for energy conditioning |
KR100568571B1 (ko) * | 1997-05-09 | 2006-04-07 | 시티즌 도케이 가부시키가이샤 | 반도체 패키지의 제조 방법 및 집합 회로 기판 |
US5780923A (en) * | 1997-06-10 | 1998-07-14 | Micron Technology, Inc. | Modified bus bar with Kapton™ tape or insulative material on LOC packaged part |
US6580157B2 (en) * | 1997-06-10 | 2003-06-17 | Micron Technology, Inc. | Assembly and method for modified bus bar with Kapton™ tape or insulative material in LOC packaged part |
US5880987A (en) * | 1997-07-14 | 1999-03-09 | Micron Technology, Inc. | Architecture and package orientation for high speed memory devices |
WO1999014605A1 (en) * | 1997-09-15 | 1999-03-25 | Institute Of Quantum Electronics | A current monitor system and a method for manufacturing it |
US5981358A (en) * | 1997-11-06 | 1999-11-09 | Advanced Micro Devices | Encroachless LOCOS isolation |
TW463336B (en) * | 1997-11-19 | 2001-11-11 | Matsushita Electric Ind Co Ltd | Method for planarizing circuit board and method for manufacturing semiconductor device |
KR100253376B1 (ko) * | 1997-12-12 | 2000-04-15 | 김영환 | 칩 사이즈 반도체 패키지 및 그의 제조 방법 |
EP1062001B1 (en) | 1998-03-12 | 2005-07-27 | Palomar Medical Technologies, Inc. | System for electromagnetic radiation of the skin |
AU3478999A (en) | 1998-04-07 | 1999-10-25 | X2Y Attenuators, L.L.C. | Component carrier |
US7427816B2 (en) | 1998-04-07 | 2008-09-23 | X2Y Attenuators, Llc | Component carrier |
JP3842444B2 (ja) * | 1998-07-24 | 2006-11-08 | 富士通株式会社 | 半導体装置の製造方法 |
JP2000100814A (ja) * | 1998-09-18 | 2000-04-07 | Hitachi Ltd | 半導体装置 |
JP2000124235A (ja) * | 1998-10-16 | 2000-04-28 | Oki Electric Ind Co Ltd | 樹脂封止半導体装置 |
US6307256B1 (en) * | 1998-10-26 | 2001-10-23 | Apack Technologies Inc. | Semiconductor package with a stacked chip on a leadframe |
TW423124B (en) * | 1998-11-27 | 2001-02-21 | Walsin Advanced Electronics | Lead frame with heat dissipation plate |
JP2000183249A (ja) * | 1998-12-11 | 2000-06-30 | Mitsubishi Electric Corp | パワー半導体モジュール |
JP2001007268A (ja) * | 1999-06-24 | 2001-01-12 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP3215686B2 (ja) * | 1999-08-25 | 2001-10-09 | 株式会社日立製作所 | 半導体装置及びその製造方法 |
US6405429B1 (en) * | 1999-08-26 | 2002-06-18 | Honeywell Inc. | Microbeam assembly and associated method for integrated circuit interconnection to substrates |
US6700210B1 (en) * | 1999-12-06 | 2004-03-02 | Micron Technology, Inc. | Electronic assemblies containing bow resistant semiconductor packages |
US6384487B1 (en) * | 1999-12-06 | 2002-05-07 | Micron Technology, Inc. | Bow resistant plastic semiconductor package and method of fabrication |
IL133453A0 (en) * | 1999-12-10 | 2001-04-30 | Shellcase Ltd | Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby |
US6229726B1 (en) | 2000-02-07 | 2001-05-08 | Etron Technology, Inc. | Integrated circuit chip having multiple package options |
US6294259B1 (en) | 2000-07-06 | 2001-09-25 | 3M Innovative Properties Company | Polyimide hybrid adhesives |
US6549389B2 (en) | 2000-08-15 | 2003-04-15 | X2Y Attenuators, Llc | Electrode arrangement for circuit energy conditioning |
US6445603B1 (en) | 2000-08-21 | 2002-09-03 | Micron Technology, Inc. | Architecture, package orientation and assembly of memory devices |
US6541849B1 (en) * | 2000-08-25 | 2003-04-01 | Micron Technology, Inc. | Memory device power distribution |
US6577018B1 (en) * | 2000-08-25 | 2003-06-10 | Micron Technology, Inc. | Integrated circuit device having reduced bow and method for making same |
US6275446B1 (en) | 2000-08-25 | 2001-08-14 | Micron Technology, Inc. | Clock generation circuits and methods |
JP3744825B2 (ja) * | 2000-09-08 | 2006-02-15 | セイコーエプソン株式会社 | 半導体装置 |
JP4537555B2 (ja) * | 2000-09-11 | 2010-09-01 | 新日鐵化学株式会社 | 半導体パッケージの製造方法及び半導体パッケージ |
US7193831B2 (en) | 2000-10-17 | 2007-03-20 | X2Y Attenuators, Llc | Energy pathway arrangement |
WO2002033798A1 (en) | 2000-10-17 | 2002-04-25 | X2Y Attenuators, Llc | Amalgam of shielding and shielded energy pathways and other elements for single or multiple circuitries with common reference node |
US20020127771A1 (en) * | 2001-03-12 | 2002-09-12 | Salman Akram | Multiple die package |
JP3870704B2 (ja) | 2001-03-14 | 2007-01-24 | 松下電器産業株式会社 | 半導体装置 |
SG95637A1 (en) * | 2001-03-15 | 2003-04-23 | Micron Technology Inc | Semiconductor/printed circuit board assembly, and computer system |
US6441483B1 (en) * | 2001-03-30 | 2002-08-27 | Micron Technology, Inc. | Die stacking scheme |
CA2453822C (en) * | 2001-08-03 | 2011-02-22 | Tyco Healthcare Group Lp | Tissue marking apparatus and method |
SG102637A1 (en) * | 2001-09-10 | 2004-03-26 | Micron Technology Inc | Bow control in an electronic package |
JP2003092379A (ja) * | 2001-09-18 | 2003-03-28 | Hitachi Ltd | 半導体装置 |
JPWO2003084297A1 (ja) * | 2002-03-28 | 2005-08-11 | 新光電気工業株式会社 | 配線構造体及びその製造方法 |
JP3849978B2 (ja) * | 2002-06-10 | 2006-11-22 | 日東電工株式会社 | 半導体装置の製造方法及びこれに用いる耐熱性粘着テープ |
US7180718B2 (en) | 2003-01-31 | 2007-02-20 | X2Y Attenuators, Llc | Shielded energy conditioner |
KR100475740B1 (ko) * | 2003-02-25 | 2005-03-10 | 삼성전자주식회사 | 신호 완결성 개선 및 칩 사이즈 감소를 위한 패드배치구조를 갖는 반도체 집적 회로장치 |
SG143931A1 (en) * | 2003-03-04 | 2008-07-29 | Micron Technology Inc | Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths |
US7195953B2 (en) * | 2003-04-02 | 2007-03-27 | Yamaha Corporation | Method of manufacturing a semiconductor package using a lead frame having through holes or hollows therein |
US7440252B2 (en) | 2003-05-29 | 2008-10-21 | X2Y Attenuators, Llc | Connector related structures including an energy conditioner |
US7352070B2 (en) * | 2003-06-27 | 2008-04-01 | Delphi Technologies, Inc. | Polymer encapsulated electrical devices |
WO2005015719A2 (en) | 2003-07-21 | 2005-02-17 | X2Y Attenuators, Llc | Filter assembly |
USD509810S1 (en) * | 2003-07-30 | 2005-09-20 | Delta Electronics Inc. | Molding structure of electric element |
US7675729B2 (en) | 2003-12-22 | 2010-03-09 | X2Y Attenuators, Llc | Internally shielded energy conditioner |
JP4361380B2 (ja) * | 2004-01-23 | 2009-11-11 | 富士通株式会社 | 光モジュール |
SG115811A1 (en) * | 2004-03-31 | 2005-10-28 | Nitto Denko Corp | Epoxy resin composition for semiconductor encapsulation and semiconductor device using the same |
US7217597B2 (en) | 2004-06-22 | 2007-05-15 | Micron Technology, Inc. | Die stacking scheme |
SG145547A1 (en) * | 2004-07-23 | 2008-09-29 | Micron Technology Inc | Microelectronic component assemblies with recessed wire bonds and methods of making same |
WO2006025210A1 (ja) * | 2004-08-31 | 2006-03-09 | Matsushita Electric Industrial Co., Ltd. | マイクロマシンデバイス |
JP2006108306A (ja) * | 2004-10-04 | 2006-04-20 | Yamaha Corp | リードフレームおよびそれを用いた半導体パッケージ |
JP2006108431A (ja) * | 2004-10-06 | 2006-04-20 | Sharp Corp | 半導体装置 |
KR100639948B1 (ko) * | 2005-08-22 | 2006-11-01 | 삼성전자주식회사 | 이원 리드 배치 형태를 가지는 리드프레임 패키지 |
GB2439862A (en) | 2005-03-01 | 2008-01-09 | X2Y Attenuators Llc | Conditioner with coplanar conductors |
WO2006093831A2 (en) | 2005-03-01 | 2006-09-08 | X2Y Attenuators, Llc | Energy conditioner with tied through electrodes |
US7586728B2 (en) | 2005-03-14 | 2009-09-08 | X2Y Attenuators, Llc | Conditioner with coplanar conductors |
US20090250804A1 (en) * | 2005-11-08 | 2009-10-08 | Nxp B.V. | Leadframe-based ic-package with supply-reference comb |
US7323968B2 (en) * | 2005-12-09 | 2008-01-29 | Sony Corporation | Cross-phase adapter for powerline communications (PLC) network |
US20070152311A1 (en) * | 2005-12-30 | 2007-07-05 | Saikumar Jayaraman | Chip-packaging compositions including bis-maleimides, packages made therewith, and methods of assembling same |
WO2007103965A1 (en) * | 2006-03-07 | 2007-09-13 | X2Y Attenuators, Llc | Energy conditioner structures |
US7990727B1 (en) * | 2006-04-03 | 2011-08-02 | Aprolase Development Co., Llc | Ball grid array stack |
JP5108246B2 (ja) * | 2006-04-05 | 2012-12-26 | 東海ゴム工業株式会社 | 接着性シール部材およびこれを用いた燃料電池 |
KR101496066B1 (ko) * | 2006-06-02 | 2015-03-02 | 히타치가세이가부시끼가이샤 | 광반도체소자 탑재용 패키지 및 이것을 이용한 광반도체장치 |
US7489026B2 (en) * | 2006-10-31 | 2009-02-10 | Freescale Semiconductor, Inc. | Methods and apparatus for a Quad Flat No-Lead (QFN) package |
US8217511B2 (en) * | 2007-07-31 | 2012-07-10 | Freescale Semiconductor, Inc. | Redistributed chip packaging with thermal contact to device backside |
US8084299B2 (en) | 2008-02-01 | 2011-12-27 | Infineon Technologies Ag | Semiconductor device package and method of making a semiconductor device package |
JP4431628B1 (ja) * | 2008-06-05 | 2010-03-17 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
KR20090129791A (ko) * | 2008-06-13 | 2009-12-17 | 가부시키가이샤 교토 소프트웨어 리서치 | 다치 플래시 메모리 |
US20100192582A1 (en) | 2009-02-04 | 2010-08-05 | Robert Bland | Combustor nozzle |
US20100200981A1 (en) * | 2009-02-09 | 2010-08-12 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method of manufacturing the same |
JP5295928B2 (ja) * | 2009-10-23 | 2013-09-18 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
KR101680115B1 (ko) * | 2010-02-26 | 2016-11-29 | 삼성전자 주식회사 | 반도체칩, 필름 및 그를 포함하는 탭 패키지 |
KR20120090622A (ko) * | 2011-02-08 | 2012-08-17 | 삼성전자주식회사 | 리드 프레임을 갖는 반도체 패키지 |
JP5618873B2 (ja) * | 2011-03-15 | 2014-11-05 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8587146B2 (en) | 2011-06-07 | 2013-11-19 | Hamilton Sundstrand Corporation | Solid state contactor assembly |
MY169839A (en) * | 2011-12-29 | 2019-05-16 | Semiconductor Components Ind Llc | Chip-on-lead package and method of forming |
KR101375192B1 (ko) * | 2012-02-03 | 2014-03-17 | 삼성테크윈 주식회사 | 리드 프레임의 에폭시 블리드 아웃 방지 방법 |
JP6094533B2 (ja) * | 2014-06-09 | 2017-03-15 | トヨタ自動車株式会社 | 半導体装置 |
JP6596810B2 (ja) * | 2014-07-24 | 2019-10-30 | セイコーエプソン株式会社 | 電子部品、電子部品の製造方法、電子機器、および移動体 |
US9679831B2 (en) | 2015-08-13 | 2017-06-13 | Cypress Semiconductor Corporation | Tape chip on lead using paste die attach material |
US10847488B2 (en) | 2015-11-02 | 2020-11-24 | Mediatek Inc. | Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires |
US10037936B2 (en) * | 2015-11-02 | 2018-07-31 | Mediatek Inc. | Semiconductor package with coated bonding wires and fabrication method thereof |
DE102017202770B4 (de) | 2016-08-31 | 2023-06-07 | Infineon Technologies Austria Ag | Halbleiterchipgehäuse mit einem sich wiederholenden Grundflächenmuster |
JP7024269B2 (ja) * | 2017-09-12 | 2022-02-24 | 富士電機株式会社 | 半導体装置、半導体装置の積層体、及び、半導体装置の積層体の搬送方法 |
JP7238277B2 (ja) * | 2018-06-14 | 2023-03-14 | 富士電機株式会社 | 半導体装置、リードフレーム及び半導体装置の製造方法 |
DE112019005278T5 (de) * | 2018-09-19 | 2021-07-29 | Rohm Co., Ltd. | Halbleiterbauteil |
US11152288B2 (en) * | 2019-04-25 | 2021-10-19 | Infineon Technologies Ag | Lead frames for semiconductor packages |
US11183436B2 (en) * | 2020-01-17 | 2021-11-23 | Allegro Microsystems, Llc | Power module package and packaging techniques |
US11150273B2 (en) | 2020-01-17 | 2021-10-19 | Allegro Microsystems, Llc | Current sensor integrated circuits |
US20230068748A1 (en) * | 2021-08-31 | 2023-03-02 | Texas Instruments Incorporated | Leaded semiconductor device package |
Family Cites Families (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3484536A (en) * | 1967-11-29 | 1969-12-16 | Sprague Electric Co | Encapsulated component |
US3564352A (en) * | 1968-12-30 | 1971-02-16 | Fairchild Camera Instr Co | Strip design for a low cost plastic transistor |
NL6903229A (ja) * | 1969-03-01 | 1970-09-03 | ||
JPS4942827B2 (ja) * | 1971-11-15 | 1974-11-16 | ||
US3783348A (en) * | 1972-10-30 | 1974-01-01 | Rca Corp | Encapsulated semiconductor device assembly |
US3978578A (en) * | 1974-08-29 | 1976-09-07 | Fairchild Camera And Instrument Corporation | Method for packaging semiconductor devices |
US4203792A (en) * | 1977-11-17 | 1980-05-20 | Bell Telephone Laboratories, Incorporated | Method for the fabrication of devices including polymeric materials |
US4209355A (en) * | 1978-07-26 | 1980-06-24 | National Semiconductor Corporation | Manufacture of bumped composite tape for automatic gang bonding of semiconductor devices |
US4355463A (en) * | 1980-03-24 | 1982-10-26 | National Semiconductor Corporation | Process for hermetically encapsulating semiconductor devices |
JPS5745961A (en) * | 1980-09-04 | 1982-03-16 | Toshiba Corp | Resin-sealed semiconductor device |
JPS57147260A (en) * | 1981-03-05 | 1982-09-11 | Matsushita Electronics Corp | Manufacture of resin-sealed semiconductor device and lead frame used therefor |
US4577214A (en) * | 1981-05-06 | 1986-03-18 | At&T Bell Laboratories | Low-inductance power/ground distribution in a package for a semiconductor chip |
US4514750A (en) * | 1982-01-11 | 1985-04-30 | Texas Instruments Incorporated | Integrated circuit package having interconnected leads adjacent the package ends |
JPS58207657A (ja) * | 1982-05-28 | 1983-12-03 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JPS5943534A (ja) * | 1982-09-02 | 1984-03-10 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
JPS5954249A (ja) * | 1982-09-22 | 1984-03-29 | Fujitsu Ltd | 半導体装置 |
JPS5992556A (ja) * | 1982-11-19 | 1984-05-28 | Hitachi Ltd | 半導体装置 |
US4662245A (en) * | 1983-07-25 | 1987-05-05 | Paul Taylor | Infinitely variable transmission |
US4595945A (en) * | 1983-10-21 | 1986-06-17 | At&T Bell Laboratories | Plastic package with lead frame crossunder |
US4680613A (en) * | 1983-12-01 | 1987-07-14 | Fairchild Semiconductor Corporation | Low impedance package for integrated circuit die |
JPS60167454A (ja) * | 1984-02-10 | 1985-08-30 | Hitachi Ltd | 半導体装置 |
JPS60208847A (ja) * | 1984-04-02 | 1985-10-21 | Oki Electric Ind Co Ltd | 表面実装型icに内在する水分の排出方法 |
JPS61154151A (ja) * | 1984-12-27 | 1986-07-12 | Nitto Electric Ind Co Ltd | 半導体装置 |
JPS61225256A (ja) * | 1985-03-29 | 1986-10-07 | Sumitomo Chem Co Ltd | 反応染料組成物 |
JPS61236130A (ja) * | 1985-04-12 | 1986-10-21 | Hitachi Ltd | 半導体装置 |
CA1238119A (en) * | 1985-04-18 | 1988-06-14 | Douglas W. Phelps, Jr. | Packaged semiconductor chip |
US4862245A (en) * | 1985-04-18 | 1989-08-29 | International Business Machines Corporation | Package semiconductor chip |
IT1185410B (it) * | 1985-10-10 | 1987-11-12 | Sgs Microelettronica Spa | Metodo e contenitore perfezionato per dissipare il calore generato da una piastrina a circuito integrato |
JPS6288348A (ja) | 1985-10-15 | 1987-04-22 | Seiko Epson Corp | Ic実装構造 |
JPS62128164A (ja) * | 1985-11-29 | 1987-06-10 | Nec Corp | 半導体装置のリ−ドフレ−ム |
US4684975A (en) * | 1985-12-16 | 1987-08-04 | National Semiconductor Corporation | Molded semiconductor package having improved heat dissipation |
JPS62241959A (ja) * | 1986-04-14 | 1987-10-22 | Sekisui Chem Co Ltd | 高分子成形体 |
JPS6331149A (ja) * | 1986-07-25 | 1988-02-09 | Fujitsu Ltd | 半導体装置 |
JPH0815193B2 (ja) * | 1986-08-12 | 1996-02-14 | 新光電気工業株式会社 | 半導体装置及びこれに用いるリードフレーム |
US4884124A (en) | 1986-08-19 | 1989-11-28 | Mitsubishi Denki Kabushiki Kaisha | Resin-encapsulated semiconductor device |
US4878106A (en) * | 1986-12-02 | 1989-10-31 | Anton Piller Gmbh & Co. Kg | Semiconductor circuit packages for use in high power applications and method of making the same |
JPS63152161A (ja) * | 1986-12-17 | 1988-06-24 | Hitachi Ltd | 半導体装置 |
US4891687A (en) * | 1987-01-12 | 1990-01-02 | Intel Corporation | Multi-layer molded plastic IC package |
JPS63211744A (ja) * | 1987-02-27 | 1988-09-02 | Oki Electric Ind Co Ltd | プラスチツク半導体装置 |
JPH0740600B2 (ja) * | 1987-04-30 | 1995-05-01 | 三菱電機株式会社 | 半導体装置 |
KR880014671A (ko) * | 1987-05-27 | 1988-12-24 | 미다 가쓰시게 | 수지로 충진된 반도체 장치 |
JPS63293963A (ja) * | 1987-05-27 | 1988-11-30 | Hitachi Ltd | 樹脂封止型半導体装置 |
US4796078A (en) * | 1987-06-15 | 1989-01-03 | International Business Machines Corporation | Peripheral/area wire bonding technique |
US4801999A (en) * | 1987-07-15 | 1989-01-31 | Advanced Micro Devices, Inc. | Integrated circuit lead frame assembly containing voltage bussing and distribution to an integrated circuit die using tape automated bonding with two metal layers |
JPH01145837A (ja) * | 1987-12-02 | 1989-06-07 | Toshiba Corp | 半導体装置 |
JPH01169954A (ja) * | 1987-12-24 | 1989-07-05 | Seiko Epson Corp | モールド構造 |
JP2706077B2 (ja) * | 1988-02-12 | 1998-01-28 | 株式会社日立製作所 | 樹脂封止型半導体装置及びその製造方法 |
US5068712A (en) * | 1988-09-20 | 1991-11-26 | Hitachi, Ltd. | Semiconductor device |
JP2708191B2 (ja) * | 1988-09-20 | 1998-02-04 | 株式会社日立製作所 | 半導体装置 |
US4937656A (en) * | 1988-04-22 | 1990-06-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JP2522524B2 (ja) * | 1988-08-06 | 1996-08-07 | 株式会社東芝 | 半導体装置の製造方法 |
JPH02136698A (ja) * | 1988-11-18 | 1990-05-25 | Agency Of Ind Science & Technol | 対流伝熱面における熱伝達促進装置 |
JPH02260450A (ja) * | 1989-03-30 | 1990-10-23 | Mitsubishi Electric Corp | 半導体装置およびその実装方法 |
DE3911711A1 (de) * | 1989-04-10 | 1990-10-11 | Ibm | Modul-aufbau mit integriertem halbleiterchip und chiptraeger |
US5157478A (en) * | 1989-04-19 | 1992-10-20 | Mitsubishi Denki Kabushiki Kaisha | Tape automated bonding packaged semiconductor device incorporating a heat sink |
US4916519A (en) * | 1989-05-30 | 1990-04-10 | International Business Machines Corporation | Semiconductor package |
US5233220A (en) * | 1989-06-30 | 1993-08-03 | Texas Instruments Incorporated | Balanced capacitance lead frame for integrated circuits and integrated circuit device with separate conductive layer |
JP2569939B2 (ja) | 1989-10-23 | 1997-01-08 | 日本電気株式会社 | 樹脂封止型半導体装置 |
US4965654A (en) * | 1989-10-30 | 1990-10-23 | International Business Machines Corporation | Semiconductor package with ground plane |
JP2567961B2 (ja) * | 1989-12-01 | 1996-12-25 | 株式会社日立製作所 | 半導体装置及びリ−ドフレ−ム |
US5164815A (en) * | 1989-12-22 | 1992-11-17 | Texas Instruments Incorporated | Integrated circuit device and method to prevent cracking during surface mount |
US5115298A (en) * | 1990-01-26 | 1992-05-19 | Texas Instruments Incorporated | Packaged integrated circuit with encapsulated electronic devices |
JP2528991B2 (ja) * | 1990-02-28 | 1996-08-28 | 株式会社日立製作所 | 樹脂封止型半導体装置及びリ―ドフレ―ム |
JPH04348045A (ja) * | 1990-05-20 | 1992-12-03 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP2816239B2 (ja) * | 1990-06-15 | 1998-10-27 | 株式会社日立製作所 | 樹脂封止型半導体装置 |
SG52332A1 (en) * | 1990-09-24 | 1998-09-28 | Texas Instruments Inc | Insulated lead frame for integrated circuits and method of manufacture thereof |
US5049981A (en) * | 1990-10-19 | 1991-09-17 | At&T Bell Laboratories | Heat sink for electronic circitry |
US5177032A (en) * | 1990-10-24 | 1993-01-05 | Micron Technology, Inc. | Method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5276352A (en) * | 1990-11-15 | 1994-01-04 | Kabushiki Kaisha Toshiba | Resin sealed semiconductor device having power source by-pass connecting line |
US5227232A (en) * | 1991-01-23 | 1993-07-13 | Lim Thiam B | Conductive tape for semiconductor package, a lead frame without power buses for lead on chip package, and a semiconductor device with conductive tape power distribution |
KR100234824B1 (ko) | 1991-03-20 | 1999-12-15 | 윌리엄 비. 켐플러 | 반도체 장치 |
US5150194A (en) * | 1991-04-24 | 1992-09-22 | Micron Technology, Inc. | Anti-bow zip lead frame design |
JPH05283703A (ja) * | 1992-01-16 | 1993-10-29 | Natl Semiconductor Corp <Ns> | Dmost接合絶縁破壊の向上 |
JPH0637136A (ja) * | 1992-05-22 | 1994-02-10 | Nec Ic Microcomput Syst Ltd | 半導体装置 |
KR950012925B1 (ko) * | 1992-12-31 | 1995-10-23 | 삼성전자주식회사 | 반도체 리이드 프레임 |
US5563443A (en) * | 1993-03-13 | 1996-10-08 | Texas Instruments Incorporated | Packaged semiconductor device utilizing leadframe attached on a semiconductor chip |
US5592020A (en) * | 1993-04-16 | 1997-01-07 | Kabushiki Kaisha Toshiba | Semiconductor device with smaller package having leads with alternating offset projections |
JP3230348B2 (ja) | 1993-09-06 | 2001-11-19 | ソニー株式会社 | 樹脂封止型半導体装置及びその製造方法 |
TW270213B (ja) * | 1993-12-08 | 1996-02-11 | Matsushita Electric Ind Co Ltd | |
US5604376A (en) | 1994-06-30 | 1997-02-18 | Digital Equipment Corporation | Paddleless molded plastic semiconductor chip package |
US5548160A (en) * | 1994-11-14 | 1996-08-20 | Micron Technology, Inc. | Method and structure for attaching a semiconductor die to a lead frame |
JPH08242046A (ja) * | 1995-03-03 | 1996-09-17 | Rohm Co Ltd | 温度ヒューズ付き半導体装置の構造 |
JP3569025B2 (ja) | 1995-04-24 | 2004-09-22 | 東芝電子エンジニアリング株式会社 | 半導体装置、およびそれを用いた電子装置 |
TW335545B (en) * | 1996-06-12 | 1998-07-01 | Hitachi Cable | Lead frame, method of making the same and semiconductor device using the same |
US6040620A (en) * | 1996-07-05 | 2000-03-21 | Hitachi Cable, Ltd. | Lead frame for LOC having a regulating lead to prevent variation in adhesive coverage |
JP2908350B2 (ja) * | 1996-10-09 | 1999-06-21 | 九州日本電気株式会社 | 半導体装置 |
JP2859223B2 (ja) * | 1996-10-29 | 1999-02-17 | 日本電気アイシーマイコンシステム株式会社 | 半導体装置 |
US6462404B1 (en) * | 1997-02-28 | 2002-10-08 | Micron Technology, Inc. | Multilevel leadframe for a packaged integrated circuit |
DE19752195A1 (de) * | 1997-11-25 | 1999-06-17 | Siemens Ag | Halbleiterelement mit einer Tragevorrichtung und einem Zuleitungsrahmen und einem damit verbundenen Halbleiterchip |
-
1988
- 1988-09-20 JP JP63236156A patent/JP2708191B2/ja not_active Expired - Lifetime
-
1996
- 1996-05-07 US US08/646,031 patent/US5793099A/en not_active Expired - Fee Related
-
1998
- 1998-03-05 US US09/035,104 patent/US6018191A/en not_active Expired - Fee Related
- 1998-03-24 US US09/046,542 patent/US5863817A/en not_active Expired - Fee Related
- 1998-04-01 US US09/052,981 patent/US5914530A/en not_active Expired - Fee Related
- 1998-04-15 US US09/060,368 patent/US6069029A/en not_active Expired - Fee Related
- 1998-04-28 US US09/066,877 patent/US6072231A/en not_active Expired - Fee Related
- 1998-10-06 US US09/166,532 patent/US5981315A/en not_active Expired - Fee Related
-
1999
- 1999-04-09 US US09/288,673 patent/US6081023A/en not_active Expired - Fee Related
- 1999-04-13 US US09/290,582 patent/US6130114A/en not_active Expired - Fee Related
-
2000
- 2000-01-12 US US09/481,398 patent/US6204552B1/en not_active Expired - Fee Related
- 2000-01-13 US US09/482,648 patent/US6326681B1/en not_active Expired - Fee Related
- 2000-04-25 US US09/558,105 patent/US6531760B1/en not_active Expired - Fee Related
-
2001
- 2001-01-30 US US09/771,617 patent/US6303982B2/en not_active Expired - Fee Related
-
2002
- 2002-12-19 US US10/322,672 patent/US6720208B2/en not_active Expired - Fee Related
-
2004
- 2004-02-10 US US10/774,405 patent/US6919622B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US5914530A (en) | 1999-06-22 |
US6531760B1 (en) | 2003-03-11 |
US20030127712A1 (en) | 2003-07-10 |
US5863817A (en) | 1999-01-26 |
US6018191A (en) | 2000-01-25 |
US20040155323A1 (en) | 2004-08-12 |
US5981315A (en) | 1999-11-09 |
US6130114A (en) | 2000-10-10 |
JPH0283962A (ja) | 1990-03-26 |
US6069029A (en) | 2000-05-30 |
US6081023A (en) | 2000-06-27 |
US6204552B1 (en) | 2001-03-20 |
US6720208B2 (en) | 2004-04-13 |
US6072231A (en) | 2000-06-06 |
US6919622B2 (en) | 2005-07-19 |
US6303982B2 (en) | 2001-10-16 |
US5793099A (en) | 1998-08-11 |
US20010008302A1 (en) | 2001-07-19 |
US6326681B1 (en) | 2001-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2708191B2 (ja) | 半導体装置 | |
EP0461639B1 (en) | Plastic-molded-type semiconductor device | |
JP4195804B2 (ja) | デュアルダイパッケージ | |
US4934820A (en) | Semiconductor device | |
JPH01205541A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JP2891692B1 (ja) | 半導体装置 | |
JPH0350758A (ja) | 樹脂封止型半導体装置 | |
US5514905A (en) | Semiconductor device | |
JP2958136B2 (ja) | 半導体集積回路装置、その製造方法および実装構造 | |
JPS60167454A (ja) | 半導体装置 | |
JP2983620B2 (ja) | 半導体装置及びその製造方法 | |
US6552418B2 (en) | Resin-encapsulated semiconductor device | |
JP2852112B2 (ja) | 半導体集積回路装置 | |
JPH0582582A (ja) | 半導体装置 | |
JP2567870B2 (ja) | 半導体記憶装置 | |
KR970011648B1 (ko) | 반도체 장치 및 그 제조방법 | |
JP2971594B2 (ja) | 半導体集積回路装置 | |
JP2601228B2 (ja) | 樹脂封止型回路装置の製造方法 | |
JPH0231454A (ja) | 半導体装置 | |
JPH0529528A (ja) | 半導体集積回路装置およびそれに用いるリードフレーム | |
JP2664232B2 (ja) | 樹脂封止型半導体装置 | |
JP3082507U (ja) | ダブルサイドチップパッケージ | |
JP2748940B2 (ja) | 樹脂封止型半導体装置 | |
JP3275787B2 (ja) | 樹脂封止型半導体装置およびその製造方法 | |
JP2801319B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071017 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081017 Year of fee payment: 11 |
|
EXPY | Cancellation because of completion of term |