[go: up one dir, main page]

TW328124B - Serial data transmission device - Google Patents

Serial data transmission device

Info

Publication number
TW328124B
TW328124B TW086105030A TW86105030A TW328124B TW 328124 B TW328124 B TW 328124B TW 086105030 A TW086105030 A TW 086105030A TW 86105030 A TW86105030 A TW 86105030A TW 328124 B TW328124 B TW 328124B
Authority
TW
Taiwan
Prior art keywords
transmission
clock pulse
bus
hold time
data transmission
Prior art date
Application number
TW086105030A
Other languages
English (en)
Inventor
Hiromi Maeda
Katsu Suzuki
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of TW328124B publication Critical patent/TW328124B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/1407—Checkpointing the instruction stream

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
TW086105030A 1997-01-08 1997-04-18 Serial data transmission device TW328124B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9001388A JPH10198633A (ja) 1997-01-08 1997-01-08 シリアルデータ転送装置

Publications (1)

Publication Number Publication Date
TW328124B true TW328124B (en) 1998-03-11

Family

ID=11500113

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086105030A TW328124B (en) 1997-01-08 1997-04-18 Serial data transmission device

Country Status (7)

Country Link
US (1) US5835736A (zh)
JP (1) JPH10198633A (zh)
KR (1) KR100225717B1 (zh)
CN (1) CN1090352C (zh)
DE (1) DE19724715A1 (zh)
FR (1) FR2758196B1 (zh)
TW (1) TW328124B (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19652617C1 (de) * 1996-12-18 1997-09-11 Bosch Gmbh Robert Verfahren und Verwaltung von Weckzeiten und Vorrichtung zur Ausführung dieses Verfahrens
DE10153862B4 (de) * 2001-11-02 2004-01-29 Texas Instruments Deutschland Gmbh Verfahren zum Übertragen von Daten zwischen wenigstens zwei über einen seriellen Datenbus miteinander verbundenen Modulen und serielle Schnittstelle zur Durchführung des Verfahrens
KR100440975B1 (ko) * 2002-08-19 2004-07-21 삼성전자주식회사 직렬 데이터 전송방법 및 장치
CN1295901C (zh) * 2003-07-23 2007-01-17 威盛电子股份有限公司 多信道串行联机装置及方法
US7624297B2 (en) * 2006-12-13 2009-11-24 International Business Machines Corporation Architecture for a physical interface of a high speed front side bus
US7761632B2 (en) 2007-04-27 2010-07-20 Atmel Corporation Serialization of data for communication with slave in multi-chip bus implementation
US7814250B2 (en) * 2007-04-27 2010-10-12 Atmel Corporation Serialization of data for multi-chip bus implementation
US7769933B2 (en) * 2007-04-27 2010-08-03 Atmel Corporation Serialization of data for communication with master in multi-chip bus implementation
US7743186B2 (en) * 2007-04-27 2010-06-22 Atmel Corporation Serialization of data for communication with different-protocol slave in multi-chip bus implementation
US9880949B1 (en) * 2015-12-11 2018-01-30 Microsemi Solutions (U.S.), Inc. Cross clock compensation between layers in peripheral component interconnect express
US20170371830A1 (en) * 2016-06-28 2017-12-28 Qualcomm Incorporated Accelerated i3c master stop

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8005976A (nl) * 1980-10-31 1982-05-17 Philips Nv Tweedraads-bussysteem met een kloklijndraad en een datalijndraad voor het onderling verbinden van een aantal stations.
US4689740A (en) * 1980-10-31 1987-08-25 U.S. Philips Corporation Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
US4805194A (en) * 1985-10-17 1989-02-14 Ampex Corporation Serial data communication system
US5195055A (en) * 1987-11-30 1993-03-16 Mitsubishi Denki Kabushiki Kaisha Serial data input circuit for the shifting-in of variable length data
JPH01307335A (ja) * 1988-06-06 1989-12-12 Hitachi Micro Comput Eng Ltd 受信データ同期化回路及びシリアルデータ転送システム
US4859815A (en) * 1988-12-19 1989-08-22 International Business Machines Corporation Serial link transparent mode disparity control
US5341131A (en) * 1991-03-29 1994-08-23 Hitachi, Ltd. Communications system and a system control method
JP3088180B2 (ja) * 1992-03-26 2000-09-18 日本電気アイシーマイコンシステム株式会社 シリアル入力インタフェース回路
US5376928A (en) * 1992-09-18 1994-12-27 Thomson Consumer Electronics, Inc. Exchanging data and clock lines on multiple format data buses
JPH07129486A (ja) * 1993-10-29 1995-05-19 Mitsubishi Electric Corp シリアル通信回路
US5678017A (en) * 1995-03-24 1997-10-14 Micron Technology, Inc. Automatic reloading of serial read operation pipeline on last bit transfers to serial access memory in split read transfer operations
US5687326A (en) * 1995-10-20 1997-11-11 I. Q. Systems, Inc. Methods and apparatus for implementing a high speed serial link and serial data bus
US5740189A (en) * 1996-10-03 1998-04-14 Ford Motor Company Integrity check method and system for serial-based communication

Also Published As

Publication number Publication date
CN1090352C (zh) 2002-09-04
JPH10198633A (ja) 1998-07-31
FR2758196B1 (fr) 2001-07-06
KR19980069779A (ko) 1998-10-26
DE19724715A1 (de) 1998-07-16
US5835736A (en) 1998-11-10
CN1187647A (zh) 1998-07-15
FR2758196A1 (fr) 1998-07-10
KR100225717B1 (ko) 1999-10-15

Similar Documents

Publication Publication Date Title
KR940012831A (ko) 클럭 주파수를 제어하여 전자 회로의 전력 소모를 최소화시키는 방법 및 장치
MXPA03001633A (es) Generador de reloj especialmente para aparatos usb.
TW328124B (en) Serial data transmission device
IL136619A0 (en) Multi-divide frequency division
EP1095481A4 (en) METHOD AND DEVICE FOR REDUCING CLOCK SIGNAL SHIFT IN A PATTERN SLAVE SYSTEM WITH SEVERAL HIDDEN TACT CYCLES
TW374175B (en) Data output buffer control circuit of synchronous semiconductor memory device
JP3454975B2 (ja) データ伝送装置
EP1163569A4 (en) METHOD AND CIRCUIT TO RECEIVE DATA CLOCKED AT TWO ENDS
TW362173B (en) Meta-hardened flip-flop
KR950033778A (ko) 멀티미디어 컴퓨터의 오디오데이타 입력장치
TW342501B (en) Data input circuit including echo clock generator
TW371344B (en) Circuit for generating internal column address suitable for burst mode
KR0165427B1 (ko) 서보 드라이버용 펄스열 발생장치
AU6334400A (en) Memory management unit for a network switch
KR960015264A (ko) 마스터/슬레이브 보드간의 직렬데이타 송수신 장치 및 방법
KR970076283A (ko) 단일방향 직렬데이터 전송장치
UA41383C2 (uk) Пристрій тактової синхронізації
KR970007587A (ko) 컴퓨터시스템에 있어서 키보드 홀딩장치
KR940012139A (ko) 장거리 인터페이스 장치의 버스 중계회로
KR940012153A (ko) 브이에이비(vab) 버스신호 제어장치
KR900002158A (ko) 데이터 터미날장치의 송수신클럭 공급방식
KR970013740A (ko) 파이프라인 출력 기능을 갖는 동기식 기억소자의 출력 회로
JPS6129026B2 (zh)
PE103299A1 (es) Sistema y aparato para generacion y control de la senal de temporizacion
TW354395B (en) A bus interface synchronous system for synchronously system clock and the inner clock of a central processing unit, comprising: