[go: up one dir, main page]

US7477271B2 - Data driver, display device, and method for controlling data driver - Google Patents

Data driver, display device, and method for controlling data driver Download PDF

Info

Publication number
US7477271B2
US7477271B2 US11/071,776 US7177605A US7477271B2 US 7477271 B2 US7477271 B2 US 7477271B2 US 7177605 A US7177605 A US 7177605A US 7477271 B2 US7477271 B2 US 7477271B2
Authority
US
United States
Prior art keywords
gray scale
data
scale voltage
conductivity type
selector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/071,776
Other languages
English (en)
Other versions
US20050195145A1 (en
Inventor
Katsuhiko Maki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MAKI, KATSUHIKO
Publication of US20050195145A1 publication Critical patent/US20050195145A1/en
Application granted granted Critical
Publication of US7477271B2 publication Critical patent/US7477271B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters

Definitions

  • the present invention relates to a data driver and a display device and a method for controlling the data driver.
  • liquid-crystal panel an electro-optical device used for an electronic apparatus such as a mobile phone
  • a passive matrix liquid-crystal panel and an active matrix liquid-crystal panel which employs a switching element such as a thin film transistor (abridged as TFT).
  • a switching element such as a thin film transistor (abridged as TFT).
  • the passive matrix method has an advantage, in that power consumption can be easily lowered, while it has a disadvantage in that colorization and image display are difficult.
  • the active matrix method has an advantage in that it is suited for colorization and image display, while it has a disadvantage in that it is difficult to lower the power consumption.
  • the active matrix liquid-crystal panel it is preferable that it be provided with an operational amplifier which operates as an output buffer inside a data driver for driving data lines of the crystal panel.
  • the operational amplifier has a high driving capacity and can stably supply voltage to the data lines.
  • the present invention aims to provide a data driver having a simple configuration which prevents degradation of the display quality created by the variation in output voltages at each data line, a display device, and a method for controlling the data driver.
  • the present invention relates to: a gamma correction resistor for dividing a voltage with resistance between a first power source voltage and a second power source voltage and outputting the divided voltage to a resistance division node as a gray scale voltage; a gray scale voltage signal line to which the gray scale voltage is supplied; a gray scale voltage supply switch provided between the resistance division node and the gray scale voltage signal line; a first operational amplifier and a second operational amplifier for driving a first data line and a second data line out of the plurality of data lines, inputs of the first and second operational amplifiers being electrically coupled with the gray scale voltage signal line; and a first bypass switch and a second bypass switch provided between the input and an output of the first and second operational amplifiers by bypassing each of the first and second operational amplifiers; wherein, the gray scale voltage supply switch is set to a conductive state, and the first and second operational amplifiers are set to a cut-off state, so as to drive the first and second data lines by the first and second operational amplifiers based
  • the second period is within the drive period and needs only be a period following the first period.
  • the gray scale voltage output to the resistance division node of the gamma correction resistor is supplied to the gray scale voltage signal line.
  • the gray scale voltage signal line is electrically connected with the inputs of the first and second operational amplifiers. Since, in the first period, the first and second bypass switches are in a cut-off state, the first and second operational amplifiers drive the first and second data lines based on the gray scale voltage of the gray scale voltage signal line.
  • the gray scale voltage signal line is electrically cut off from the resistance division node of the gamma correction resistor.
  • the first and second bypass switches are set to a conductive state at the same time when the outputs of the first and second operational amplifiers are set to a high-impedance state, the first and second data lines that were driven by the first and second operational amplifiers in the first period are electrically connected via the first bypass switch, the gray scale voltage signal line, and the second bypass switch.
  • the first and second data lines can have an equivalent voltage without having a complex configuration or conducting a complex control.
  • the first and second graduation data corresponding to the first and second operational amplifiers are identical, the degradation of the display quality can be prevented even when differences occur in the output voltages caused, for example, by variations in threshold voltages of the transistors composing each operational amplifier.
  • the data driver of the present invention includes: a gamma correction resistance switch of which, one end receives the first and second power source voltages, and the other end is coupled to the gamma correction resistor; wherein, the gamma correction resistance switch can be set to a conductive state during the first period, and, the gamma correction resistance switch can be set to a cut-off state during the second period.
  • the current flowing in the gamma correction resistor can be reduced in the second period, an unnecessary current consumption can be reduced.
  • an operation current of the first and second operational amplifiers can be either stopped or limited.
  • an excess operation current of the first and second operational amplifiers can be reduced.
  • the data driver of the present invention includes: a plurality of gray scale voltage supply switches, each gray scale voltage supply switch being provided between each of a plurality of resistance division nodes of the gamma correction resistor and each of a plurality of gray scale voltage signal lines; a first decoder for electrically coupling any one of the plurality of gray scale voltage signal lines with the input of the first operational amplifier based on first gray scale data corresponding to the first data line; and a second decoder for electrically coupling any one of the plurality of gray scale voltage signal lines with the input of the second operational amplifier based on second gray scale data corresponding to the second data line; wherein each of the first and second decoders can electrically couple the inputs of the first and second operational amplifiers with the gray scale voltage signal line and any one of a plurality of gray scale voltages selected corresponding to least significant (b+c) bit data of the gray scale data based on most significant a bit data of (a+b+c) (a, b, and c are positive integers)
  • the number of transistors can be decreased wherein a path, to which the gray scale voltages selected by the decoder are supplied, goes through these transistors, and the drop in the selected gray scale voltage can be lessened. Therefore, the degradation of display quality caused by the drop in the selected gray scale voltage can be prevented.
  • each of the first and second decoders may include: a first selector of a first conductivity type having a plurality of MOS transistors of the first conductivity type whose drains are electrically coupled with one another, a gate signal corresponding to the a bit data of the gray scale data being applied to a gate of each MOS transistor of the first conductivity type; and a first selector of a second conductivity type having a plurality of MOS transistors of the second conductivity type whose drains are electrically coupled with one another, a gate signal corresponding to the a bit data of gray scale data being applied to a gate of each MOS transistor of the second conductivity type; wherein a node for coupling drains of the MOS transistors of the first conductivity type composing the first selector of the first conductivity type may be electrically coupled with a node for coupling drains of the MOS transistors of the second conductivity type composing the second selector of the second conductivity type; and wherein any one of
  • the data driver of the present invention includes: 2 a second selectors of the first conductivity type and 2 a second selectors of the second conductivity type; wherein the second selector of the first conductivity type contains a plurality of MOS transistors of the first conductivity type whose drains are electrically coupled with one another, a gate signal corresponding to the b bit data of the gray scale data being applied to a gate of each MOS transistor of the first conductivity type, and a node, at which the drains of the MOS transistors of the first conductivity type are electrically coupled with one another, may be electrically coupled with any one of sources of the MOS transistors of the first conductivity type composing the first selector of the first conductivity type; and wherein the second selector of the second conductivity type contains a plurality of MOS transistors of the second conductivity type whose drains are electrically coupled with one another, a gate signal corresponding to the b bit data of gray scale data being applied to a gate of each MOS transistor of the second conductivity type,
  • a selector composed of a transmission gate (a path gate) is provided so that the output of the conductive first selector on one side is compensated with the output of the conductive second selector on the other side. Consequently, the dropped threshold voltage of the gray scale voltage at each transmission gate can be compensated, and the number of transistors, through which the supply path of the selected gray scale voltages passes, can be decreased.
  • each MOS transistor composing the 2 a second selectors of the first conductivity type is arranged in a direction intersecting with a channel width direction of each MOS transistor composing the first selector of the first conductivity type; wherein the channel width directions of the MOS transistors composing the first and second selectors of the first conductivity type are parallel with each other; and wherein an on-resistance of each MOS transistor composing the first selector of the first conductivity type can be smaller than an on-resistance of each MOS transistor composing the second selector of the first conductivity type.
  • the path for the selected gray scale voltages always passes through the MOS transistor composing the first selector. Therefore, by lowering the on-resistance of the MOS transistor composing the first selector, the voltage drop can be effectively prevented.
  • a channel width of each MOS transistor composing the first selector of the first conductivity type may be larger than a channel width of each MOS transistor composing the second selector of the first conductivity type.
  • the channel width of the MOS transistors composing the first selector can be made larger than the channel width of the MOS transistors composing the second selector without unnecessarily broadening the layout region. Therefore, the on-resistance of the MOS transistors composing the first selector, through which the gray scale voltage selection path always passes, can be lowered, and, thus, the voltage drop can be effectively prevented.
  • the present invention relates to a display device including: a plurality of scan lines, a plurality of data lines, a plurality of switching elements, each of which being electrically coupled with each scan line and data line, a scan line driver for driving the plurality of scan lines, and the data driver according to any of the descriptions above.
  • the present invention can provide the display device in which the degradation of the display quality caused by the output voltage variation at each data line is prevented.
  • the present invention relates to a method for controlling the data driver for driving a plurality of data lines based on gray scale data
  • the data driver including: a gamma correction resistor for dividing a voltage with resistance between a first power source voltage and a second power source voltage and outputting the divided voltage to a resistance division node as a gray scale voltage; a gray scale voltage signal line to which the gray scale voltage is supplied; a gray scale voltage supply switch provided between the resistance division node and the gray scale voltage signal line; a first operational amplifier and a second operational amplifier for driving a first data line and a second data line out of the plurality of data lines of an electro-optical device, inputs of the first and second operational amplifiers being electrically coupled with the gray scale voltage signal line; and a first bypass switch and a second bypass switch provided between the input and an output of the first and second operational amplifiers by bypassing each of the first and second operational amplifiers; the method comprising the steps of: setting a gray scale voltage supply switch to a conductive state and the first and second
  • the connection between the gamma correction resistor and the first or second power source voltage can be electrically cut.
  • the operation current of the first and second operational amplifiers can be stopped or limited.
  • FIG. 1 is an example of a block diagram of a display device of the present embodiment.
  • FIG. 2 is a diagram showing a configuration example of a data driver of FIG. 1 .
  • FIG. 3 is a diagram showing a configuration example of a scan driver of FIG. 1 .
  • FIG. 4 is a diagram showing a configuration example of a main portion of the data driver of the present embodiment.
  • FIG. 5 is a circuit diagram of a configuration example of a first operational amplifier of FIG. 4 .
  • FIG. 6 is a timing diagram illustrating an operation example of the data driver of FIG. 4 .
  • FIG. 7 is a diagram illustrating a path coupling inputs of a first operational amplifier and a second operational amplifier.
  • FIG. 8(A) and FIG. 8(B) are diagrams illustrating a configuration example of conventional first and second decoders.
  • FIG. 9 is a diagram showing a configuration example of a first decoder of the present embodiment.
  • FIG. 10 is a circuit. diagram of a configuration example of a predecoder of the present embodiment.
  • FIG. 11 is a circuit diagram of a configuration example of a p-selector of FIG. 9 .
  • FIG. 12 is a diagram illustrating a part of an example of a path formed in the p-selector of FIG. 11 .
  • FIG. 13 is a circuit diagram of a configuration example of an n-selector of FIG. 9 .
  • FIG. 14 is a diagram illustrating a part of an example of a path formed in the n-selector of FIG. 13 .
  • FIG. 15 is a diagram illustrating a gray scale-voltage input path formed in the first decoder of the present embodiment.
  • FIG. 16 is a model plan view of a layout arrangement of the n-selector.
  • FIG.17(A) and FIG.17(B) are diagrams showing an example of layout arrangements of the n-selector and p-selector.
  • FIG. 1 shows an example of a block diagram of the display device of the present embodiment.
  • This display device 510 is a liquid-crystal device.
  • the display device 510 includes a display panel 512 (to define narrowly, a liquid crystal display or an LCD), a data driver (a data line-drive circuit) 520 , a scan driver (a scan line drive circuit) 530 , a controller 540 , and a power source circuit 542 . Further, it is not necessary to include all these circuit blocks in the display device 510 , and some part of the circuit blocks may be omitted.
  • the display panel 512 (to define broadly, the electro-optical device) includes a plurality of scan lines (narrowly, gate lines), a plurality of data lines (narrowly, source lines), and pixel electrodes specified by the scan lines and the data lines.
  • TFTs thin film transistors
  • the display panel 512 is formed on an active matrix substrate (e.g., a glass substrate).
  • an active matrix substrate e.g., a glass substrate.
  • a plurality of scan lines G 1 to G M (M is a natural number of 2 or more) are arranged in a Y direction as in FIG. 1 , each extending in an X direction
  • a plurality of data lines S 1 to S N (N is a natural number of 2 or more) are arranged in an X direction, each extending in a Y direction.
  • the thin film transistor TFT KL (broadly, the switching element) is provided in a position corresponding to an intersection of a scan line G K (1 ⁇ K ⁇ M; K is a natural number) and a data line S L (1 ⁇ L ⁇ N; L is a natural number).
  • a gate electrode of the TFT KL is coupled with the scan line G K ; a source electrode of the TFT KL is coupled with the data line S L ; and a drain electrode of the TFT KL is coupled with a pixel electrode PE KL .
  • a liquid-crystal element to define broadly, an electro-optical material
  • a liquid-crystal capacitance CL KL a liquid-crystal element
  • a supplementary capacitance CS KL are formed.
  • liquid crystal is filled between the active matrix substance, on which the TFT KL , the pixel electrode PE KL , etc. are formed, and the opposing substrate, on which the opposing electrode VCOM is formed.
  • permeability of the pixel is subject to change.
  • a common voltage supplied to the opposing electrode VCOM is generated in the power source circuit 542 .
  • the opposing electrode VCOM does not have to be formed on the whole surface of the opposing substrate but may be formed in a form of a strip so as to correspond to each scan line.
  • the data driver 520 drives the data lines S 1 to S N of the display panel 512 based on the gray scale data.
  • the scan driver 530 sequentially drives the scan lines G 1 to G M of the display panel 512 .
  • the controller 540 controls the data driver 520 , the scan driver 530 , and the power source circuit 542 based on content established by a host such as a central processing unit (abridged as CPU) which is not shown in the drawings.
  • a host such as a central processing unit (abridged as CPU) which is not shown in the drawings.
  • the controller 540 supplies vertical synchronization signals or horizontal synchronization signals which were generated when setting an operation mode or generated inside the controller 540 ; while, for the power source circuit 542 , the controller controls an inverted timing of the common voltage of the opposing electrode VCOM.
  • the power source circuit 542 Based on the reference voltage supplied from the outside, the power source circuit 542 generates various voltages needed for driving the display panel 512 and the common voltage of the opposing electrode VCOM.
  • FIG. 1 shows a configuration in which the display device 510 contains the controller 540
  • the controller 540 may be provided outside the display device 510 .
  • the display device 510 may contain the host in addition to the controller 540 .
  • some of or all of the data driver 520 , the scan driver 530 , the controller 540 , and the power source circuit 542 may be formed on the display panel 512 .
  • FIG. 2 shows a configuration example of the data driver 520 of FIG. 1 .
  • the data driver 520 includes a shift register 522 , line latches 524 and 526 , a reference voltage generating circuit 527 , a digital-to-analog converter 528 (a DAC or, to define broadly, a voltage producing circuit), and an output buffer 529 .
  • a DAC digital-to-analog converter
  • the shift register 522 is provided corresponding to each data line and includes a plurality of sequentially coupled flip-flops. Upon holding an enable input-output signal EIO in synchronization with a clock signal CLK, this shift register 522 shifts the enable input-output signal EIO to the adjacent flip-flop in sequential synchronization with the clock signal CLK.
  • the line latch 524 To the line latch 524 , 18 bits (6 bits (the gray scale data) ⁇ 3(colors R, G, and B)) per unit, for example, of the gray scale data (the DIO or, to define broadly, the digital data) is input from the controller 540 .
  • the line latch 524 latches this gray scale data (DIO) in synchronization with the enable input-output signal EIO which was sequentially shifted by each flip-flop of the shift resister 522 .
  • the line latch 526 latches one horizontal scan unit of the gray scale data, which was latched by the line latch 524 , in synchronization with the horizontal synchronization signal LP supplied from the controller 540 .
  • the reference voltage generating circuit 527 generates a plurality of reference voltages (narrowly, gray scale voltages; broadly, generated voltages), each reference voltage corresponding to each gray scale data.
  • the reference voltage generating circuit 527 contains the gamma correction resistor and outputs the divided voltage, which was created by dividing, by resistance, the voltage of both ends of the gamma correction resistor as the gray scale voltage (the generated voltage). Therefore, by changing a resistance division ratio, the gray scale voltage corresponding to the gray scale data can be adjusted, thereby carrying out the so-called gamma correction.
  • the DAC 528 generates an analog data voltage to be supplied to each data line. More specifically, the DAC 528 selects any one gray scale voltage (a generated voltage) out of the plurality of gray scale voltages (the generated voltages) generated in the reference voltage generating circuit 527 based on the digital gray scale data (the digital data) and then outputs the gray scale voltage as an analog data voltage corresponding to the digital gray scale data (the digital data).
  • the output buffer 529 buffers the data voltage from the DAC 528 and outputs it to the data line, thereby driving the data line. More specifically, the output buffer 529 contains a voltage-follower-coupled operational amplifier (operational amplifier) provided at each data line, in that each operational amplifier exchanges the impedance of the data voltage from the DAC 528 and outputs the data voltage to each data line.
  • operational amplifier operational amplifier
  • FIG. 3 shows an example of a configuration of the scan driver 530 of FIG. 1 .
  • the scan driver 530 includes a shift register 532 , a level shifter 534 , and an output buffer 536 .
  • the shift register 532 is provided corresponding to each scan line and contains a plurality of sequentially coupled flip-flops. Upon holding the enable input-output signal EIO in the flip-flop in synchronization with the clock signal CLK, this shift register 532 shifts the enable input-output signal EIO to the adjacent flip-flop in synchronization with the clock signal CLK.
  • the enable input-output signal EIO input here is the vertical synchronization signal supplied from the controller 540 .
  • the level shifter 534 shifts the level of the voltage from the shift register 532 depending on a liquid-crystal element and a transistor capacity of the TFT of the display panel 510 . It is required that the voltage level in this case be as high as 20V to 50V, for example.
  • the output buffer 536 buffers the scan voltage shifted by the level shifter 534 and outputs it to the scan line, thereby driving the scan line.
  • FIG. 4 shows a configuration example of a main portion of the data driver of the present embodiment. Note that some of the reference numerals used here are also used in FIG. 2 for the parts that are identical with the data driver 520 in FIG. 2 , and, therefore, some descriptions are omitted when suited.
  • the reference voltage generating circuit 527 contains the gamma correction resistor.
  • the gamma correction resistor outputs the divided voltage Vi (0 ⁇ i ⁇ 63; i is an integer) obtained by dividing, by resistance, the voltage between a system power source voltage VDD (a first power voltage) and a system ground power source voltage VSS (a second power voltage) to a resistance division node RDNi as the gray scale voltage Vi.
  • the gray scale voltage Vi is supplied to a gray scale voltage signal line GVLi. More specifically, between the resistance division node RDNi and the gray scale voltage signal line GVLi, a gray scale voltage supply switch DVSWi is provided. Then, when the gray scale voltage supply switch DVSWi is in a conductive state, the gray scale voltage Vi is supplied to the gray scale voltage signal line GVLi. Further, when the gray scale voltage supply switch DVSWi is in a cut-off state, the gray scale voltage signal line GVLi is electrically cut off from the resistance division node RDNi.
  • the output buffer 529 includes a first operational amplifier OP 1 provided corresponding to the first data line and a second operational amplifier OP 2 provided corresponding to the second data line.
  • the configurations of the first and second operational amplifiers OP 1 and OP 2 are identical. Further, when the gray scale data corresponding to each of the operational amplifiers is identical, the inputs of the first and second operational amplifiers OP 1 and OP 2 are electrically coupled with the gray scale voltage signal line GVLi.
  • Such coupling of the input of the first operational amplifier OP 1 is conducted by a first decoder (a voltage generating circuit) DEC 1 provided corresponding to the first operational amplifier.
  • the first decoder DEC 1 electrically couples one of the plurality of gray scale voltage signal lines with the input of the first operational amplifier OP 1 based on the first gray scale data corresponding to the first operational amplifier OP 1 .
  • the coupling of the input of the second operational amplifier OP 2 as mentioned is conducted by a second decoder (a voltage generating circuit) DEC 2 provided corresponding to the second operational amplifier.
  • the second decoder DEC 2 electrically couples one of the plurality of gray scale voltage signal lines with the input of the second operational amplifier OP 2 based on the second gray scale data corresponding to the second operational amplifier OP 2 .
  • the first and second decoders DEC 1 and DEC 2 have an identical configuration. If the gray scale data to be input is identical, then the same gray scale voltage signal lines are coupled to the inputs of the first and second operational amplifiers OP 1 and OP 2 .
  • a first bypass switch BPSW 1 bypasses the first operational amplifier OP 1 and is provided between the input and the output of this first operational amplifier OP 1 .
  • a second bypass switch BPSW 2 bypasses the second operational amplifier OP 2 and is provided between the input and the output of this second operational amplifier OP 2 .
  • the reference voltage generating circuit 527 can include the gamma correction resistance switch. To one end of this gamma correction resistance switch, the system power source voltage VDD or the system ground power source voltage VSS is supplied, and to the other end, one end of the gamma correction resistor is coupled.
  • the gamma correction resistance switch is set to either a conductive state or a cut-off state by a control signal C 1 .
  • Gray scale voltage supply switches DVSW 0 to DVSW 63 are simultaneously set to a conductive or cut-off state by a control signal C 2 . Further, the first bypass switch BPSW 1 is set to a conductive or cut-off state by a control signal C 31 . The second bypass switch BPSW 2 is set to a conductive or cut-off state by a control signal C 32 .
  • the control signals C 31 and C 32 can be considered as identical.
  • FIG. 5 is a circuit diagram of a configuration example of the first operational amplifier OP 1 .
  • FIG. 5 shows the configuration of the first operational amplifier OP 1
  • the second operational amplifier OP 2 has the same configuration.
  • a class-AB (push-pull system) operational amplifier circuit having the configuration as shown in FIG. 5 , for example, may be used.
  • This class-AB operational amplifier circuit contains a differential section 610 , a level shifter 620 , and an output section 630 .
  • the differential section 610 amplifies a differential value of differential signals (VP 1 , OUT).
  • the level shifter 620 shifts the level of the voltage at an output node NQ 1 of the differential section 610 and outputs it to a node N 1 .
  • the level shifter 620 operates on a drain current (an operation current), which flows into a p-transistor PT 56 , as the current source.
  • the output section 630 includes a p-drive transistor PT 55 to whose gate electrode the node N 1 is coupled, an n-drive transistor NT 55 to whose gate electrode the node NQ 1 is coupled, and a capacitance element CC used for phase compensation.
  • This operational amplifier circuit is set to a voltage-follower-coupled state when the node NQ 2 of the output section 630 is coupled to the gate electrode of the p-transistor PT 53 of the differential section 610 . Since the voltage-follower-coupled operational amplifier circuit increases the input impedance and decreases the output impedance, stable voltage supply becomes possible.
  • the drain currents (the operation currents) of the p-transistors PT 51 and PT 56 are either limited or stopped by a power save signal PS.
  • the output of the first operational amplifier OP 1 is set to a high-impedance state.
  • FIG. 6 is a timing diagram illustrating an operation example of the data driver shown in FIG. 4 .
  • the first gray scale data and the second gray scale data are assumed as identical.
  • a horizontal scan period (to define broadly, a drive period) specified by the horizontal synchronization signal LP, the first and second operational amplifiers OP 1 and OP 2 drive the first and second data lines based on the gray scale voltage corresponding to the first and second gray scale data.
  • a first period T 1 and a second period T 2 are established in the horizontal scan period (1H ⁇ T 1 +T 2 ).
  • the second period T 2 needs only be after the first period T 1 and within the horizontal scan period. Further, it is possible to simply divide the horizontal scan period into two periods, naming the preceding period as the period T 1 and the subsequent period as the period T 2 .
  • the gamma correction resistance switch is set to a conductive state by the control signal C 1 .
  • the gray scale voltage supply switches DVSW 0 to DVSW 63 are set to a conductive state by the control signal C 2 .
  • the first and second bypass switches BPSW 1 and BPSW 2 are set to a cut-off state by the control signals C 31 and C 32 .
  • the first and second operational amplifiers OP 1 and OP 2 are set to an active state by the power save signal PS.
  • a same gray scale voltage (Vi) is supplied to the inputs of the first and second operational amplifiers OP 1 and OP 2 .
  • the first and second data lines are driven by the first and second operational amplifiers based on the gray scale voltage Vi.
  • the first data and the second data have the same potential.
  • the output voltage of the first operational amplifier OP 1 differs from that of the second operational amplifier OP 2 , having, for example, a potential difference ⁇ V as shown in FIG. 6 .
  • the gamma correction resistance switch is set to a cut-off state by the control signal C 1 .
  • the gray scale voltage supply switches DVSW 0 to DVSW 63 are set to a cut-off state by the control signal C 2 .
  • the first and second bypass switches BPSW 1 and BPSW 2 are set to a conductive state by the control signals C 31 and C 32 .
  • the first and second operational amplifiers OP 1 and OP 2 are set to an inactive state by the power save signal, and the outputs of the first and second operational amplifiers are set to a high-impedance state.
  • a same gray scale voltage (Vi) is supplied to the inputs of the first and second operational amplifiers OP 1 and OP 2 .
  • the first and second data lines are electrically coupled via the gray scale voltage signal line GVLi, the first bypass switch BPSW 1 , and the second bypass switch BPSW 2 .
  • the first and the second data lines will obtain the same potential as shown in FIG. 6 .
  • the first data line and the second data line can have the same potential.
  • the voltage may not be the original voltage to be supplied, the degradation of the display quality can be prevented by focusing on each data line and by thus solving the problem of relative unevenness, since the degradation of the display quality is judged from the entire screen.
  • the operation currents of the first and second operational amplifiers OP 1 and OP 2 are made either to be limited or stopped in the second period, the time of operation of the first and second operational amplifiers OP 1 and OP 2 within the drive period can be shortened, thereby also reducing the current consumption.
  • the gamma correction resistance switch is set to a cut-off state. This can reduce an excessively consumed current that flows in the gamma correction resistor in the second period T 2 , in which there is an excess gray scale voltage output from the gamma correction resistor. Further, in the second period T 2 , all the gray scale voltage supply switches are simultaneously set to a cut-off state. Therefore, in this period, electrical coupling of the plurality of gray scale voltage signal lines via the gamma correction resistor can be prevented, and, thereby, the first and second data lines can share the same electricity that was charged when the gray scale voltage Vi was supplied.
  • the outputs of the first and second operational amplifiers OP 1 and OP 2 are to be set to a high-impedance state.
  • a switching element may be provided between each of the outputs of the operational amplifiers and each of the data lines, whereby the outputs of the first and second operational amplifiers OP 1 and OP 1 can be electrically cut off from the first and second data lines in the second period T 2 , for example.
  • the first and second data lines are electrically coupled by the path P 1 as shown in FIG. 7 . Therefore, it is effective to decrease the impedance of the path P 1 inside the first and second decoders DEC 1 and DEC 2 . It is because, when the impedance at the path P 1 inside the first and second decoders DEC 1 and DEC 2 is high, there occurs a voltage decrease in the first and second decoders DEC 1 and DEC 2 , and thereby the potential of the first and second data lines in the second period T 2 will differ greatly from the original data voltage to be supplied corresponding to the gray scale data.
  • FIG. 8(A) and FIG. 8(B) are diagrams illustrating a configuration example of conventional first and second decoders DEC 1 and DEC 2 .
  • FIG. 8(A) shows an example of the first and second decoders DEC 1 and DEC 2 configured using a commonly known read-only memory (ROM).
  • ROM read-only memory
  • a transistor Qa-b is provided at an intersection of the gray scale voltage signal line GVLi, to which the gray scale voltage Vi is supplied, and a 1-bit data line Da out of the gray scale data.
  • a transistor Q(a+1) ⁇ b is also provided at an intersection of the gray scale voltage signal line GVLi and a 1-bit data line Da+1 out of the gray scale data. Then, as shown in FIG. 8(B) , a channel region of the transistor Q(a+1) ⁇ b is formed to stay in a constant conductive state by ion implantation to this channel region. Therefore, the transistor Qa-b operates as the commonly-known switching element, and the Q(a+1) ⁇ b becomes the switching element that is in a constant on-state.
  • the ROM data can be changed by merely changing masks as commonly known, and, thereby, an effect such as reduction of a layout area can also be exerted.
  • each of the first and second decoders DEC 1 and DEC 2 shown in FIG. 8(A) and FIG. 8(B) will be considered. If each first and second gray scale data is 6 bits, the path for the selected gray scale voltages at each decoder passes through a total of 12 transistors (adding non-inverted data and inverted data per each bit of the gray scale data). Thus, as with the present embodiment, the path P 1 goes through a total of 24 transistors, and, therefore, the on-resistance of each transistor cannot be ignored.
  • FIG. 9 shows a configuration example of the first decoder DEC 1 of the present embodiment. Although FIG. 9 only shows the configuration of the first decoder DEC 1 , the same configuration applies to the second decoder DEC 2 .
  • the first decoder (to define broadly, the voltage generating circuit) DEC 1 electrically couples the inputs of the first and second operational amplifiers with the gray scale voltage signal line (the generated voltage signal line) to which any one of the plurality of gray scale voltages (the generated voltages) selected corresponding to the least significant (b+C) bit data of the gray scale data is supplied based on the most significant a bit data of (a+b+c) (a, b, and c are positive integers) bit gray scale data. Note that, in the following description, it is assumed that “a” is 2, b is 2, and c is 2.
  • the first decoder DEC 1 includes a p-selector SELp and an n-selector SELn.
  • the p-selector SELp is composed of a transmission gate having only a p-metal oxide semiconductor (a p-MOS).
  • the n-selector SELn is composed of a transmission gate having only an n-MOS transistor.
  • the n(-type) may indicate the second conductivity type; while, if the n(-type) indicates the first conductivity type, the p(-type) may indicate the second conductivity type. The same is true with the following descriptions.
  • the p-selector SELp and the n-selector SELn are complementary to each other. That is, the voltage drop equivalent in value to the threshold voltage of the n-MOS transistor created at the transmission gate having only the n-MOS transistor is complemented by the output of the transmission gate having only the p-MOS transistor. Likewise, the voltage drop equivalent in value to the threshold voltage of the p-MOS transistor created at the transmission gate having only the p-MOS transistor is complemented by the output of the transmission gate having only the n-MOS transistor.
  • the p-selector SELp such as this includes a p-first selector SEL 1 - 1 p.
  • the n-selector SELn includes an n-first selector SEL 1 - 1 n.
  • each p-first selector SEL 1 - 1 p With the p-first selector SEL 1 - 1 p, a gate signal corresponding to “a” bit data of the gray scale data is applied to a gate of each p-MOS transistor, wherein each p-first selector SEL 1 - 1 p includes the plurality of p-MOS transistors whose drains are electrically coupled with one another.
  • FIG. 9 shows a case in which “a” is 2, and gate signals XS 9 to SX 12 are supplied to each p-MOS transistor gate.
  • each n-first selector SEL 1 - 1 n a gate signal corresponding to “a” bit data of the gray scale data is applied to a gate of each n-MOS transistor, wherein each n-first selector SEL 1 - 1 n includes the plurality of n-MOS transistors whose drains are electrically coupled with one another.
  • gate signals S 9 to S 12 are supplied to each n-MOS transistor gate.
  • any one of the plurality of gray scale voltages selected corresponding to the (b+C) bit data of the gray scale data is supplied to the source of each of the plurality of MOS transistors composing each of the first and second selectors SEL 1 - 1 p and SEL 1 - 1 n. As shown in FIG.
  • the gate signals (in FIG. 9 , S 9 to S 12 , XS 9 to XS 12 ) of each MOS transistor is generated by the predecoder.
  • the first decoder DEC 1 decreases the number of transistors, through which the electric path of the gray scale voltages selected by each of the first selectors SEL 1 - 1 p and SEL 1 - 1 n passes.
  • FIG. 10 shows the configuration example of the predecoder.
  • This predecoder is provided at each of the first and second decoders DEC 1 and DEC 2 .
  • the most significant bit is D 5
  • the least significant bit is D 0 .
  • XDx is the inverted data of this Dx.
  • This predecoder generates the gate signals S 1 to S 12 .
  • the gray scale data D 3 to D 0 may indicate the least significant 4 bit data of the gray scale data.
  • these least significant 4 bits are further divided into middle 2 bits and least significant 2 bits corresponding to these middle 2 bits.
  • the gate signals XS 1 to XS 12 are inverted signals of the gate signals S 1 to S 12 and may be generated by the predecoder as shown in FIG. 10 .
  • FIG. 11 shows a configuration example of the p-selector SELp.
  • the voltage of the node that couples the drains of the p-MOS transistors becomes the voltage to be input to the first operational amplifier OP 1 as a gray scale voltage VP.
  • Each third selector has an identical configuration and has the same configuration as that of the p-first selector SEL 1 - 1 p.
  • the node of the p-third selectors SEL 16 - 1 p to SEL 16 - 4 p is electrically coupled with any one of the sources of the p-MOS transistors composing the p-second selector SEL 4 - 1 p.
  • the node of the p-third selectors SEL 16 - 5 p to SEL 16 - 8 p is electrically coupled with any one of the sources of the p-MOS transistors composing the p-second selector SEL 4 - 2 p.
  • the node of the p-third selectors SEL 16 - 9 p to SEL 16 - 12 p is electrically coupled with any one of the sources of the p-MOS transistors composing the p-second selector SEL 4 - 3 p.
  • the node of the p-third selectors SEL 16 - 13 p to SEL 16 - 16 p is electrically coupled with any one of the sources of the p-MOS transistors composing the p-second selector SEL 4 - 4 p.
  • each of the gray scale voltages V 0 to V 3 is supplied to the source of each of the p-MOS transistors composing the p-third selector SEL 16 - 1 p.
  • Each of the gray scale voltages V 4 to V 7 is supplied to the source of each of the p-MOS transistors composing the p-third selector SEL 16 - 2 p.
  • each of other gray scale voltages as shown in FIG. 11 is supplied to the source of each of the p-MOS transistors composing the other p-third selectors.
  • FIG. 12 shows a part of an example of the path P 1 formed in the p-selector SELp of FIG. 11 .
  • each gray scale voltage is generated at each resistance division node of the reference voltage generating circuit 527 .
  • the path for inputting from the resistance division node to the first operational amplifier OP 1 is determined by the gate signal generated based on the gray scale data.
  • the path goes through the p-transistors having the gate signals XS 4 , XS 4 , and XS 9 , and, therefore, the number of transistors through which the path passes in the p-selector SELp will be three.
  • FIG. 13 shows a configuration example of the n-selector SELn.
  • the voltage of the node that couples the drains of the n-MOS transistors becomes the voltage to be input to the first operational amplifier OP 1 as a gray scale voltage VP.
  • Each second selector has an identical configuration and has the same configuration as that of the n-first selector SEL 1 - 1 n.
  • Each third selector has an identical configuration and has the same configuration as that of the n-first selector SEL 1 - 1 n.
  • the node of the n-third selectors SEL 16 - 1 n to SEL 16 - 4 n is electrically coupled with any one of the sources of the n-MOS transistors composing the n-second selector SEL 4 - 1 n.
  • the node of the n-third selectors SEL 16 - 5 n to SEL 16 - 8 n is electrically coupled with any one of the sources of the n-MOS transistors composing the n-second selector SEL 4 - 2 n.
  • the node of the n-third selectors SEL 16 - 9 n to SEL 16 - 12 n is electrically coupled with any one of the sources of the n-MOS transistors composing the n-second selector SEL 4 - 3 n.
  • the node of the n-third selectors SEL 16 - 13 n to SEL 16 - 16 n is electrically coupled with any one of the sources of the n-MOS transistors composing the n-second selector SEL 4 - 4 n.
  • each of the gray scale voltages V 0 to V 3 is supplied to the source of each of the n-MOS transistors composing the n-third selector SEL 16 - 1 n.
  • Each of the gray scale voltages V 4 to V 7 is supplied to the source of each of the n-MOS transistors composing the n-third selector SEL 16 - 2 n.
  • each of other gray scale voltages as shown in FIG. 13 is supplied to the source of each of the n-MOS transistors composing the other n-third selectors.
  • FIG. 14 shows a part of an example of the path P 1 formed in the n-selector SELn of FIG. 13 .
  • the path goes through the n-transistors having the gate signals S 4 , S 5 , and S 9 , and, therefore, the number of transistors through which the path passes in the n-selector SELn will be three.
  • FIG. 15 is a diagram illustrating the path P 1 in the first decoder DEC 1 .
  • FIG. 15 illustrates the path when the gray scale voltage V 3 is selected as shown in FIGS. 12 and 14 .
  • the gate signals S 1 to S 12 generated at the predecoder shown in FIG. 10 are applied to the n-MOS transistors of the n-selector SELn, while the gate signals XS 1 to XS 12 obtained by inverting the gate signals S 1 to S 12 are applied to the p-MOS transistors of the p-selector SELp. Therefore, if the gray scale voltage V 3 is selected at the n-selector SELn, the gray scale voltage V 3 is also selected at the p-selector SELp. Thus, the path as shown in FIG. 15 is formed.
  • the path P 1 as shown in FIG. 7 needs to pass only six transistors. Therefore, contrary to what was described in FIG. 8(A) and FIG. 8(B) , the impedance that is dependent on the on-resistance of the transistor can be reduced by one fourth, and thereby the voltage drop inside the first and second decoders DEC 1 and DEC 2 can be prevented.
  • FIG. 16 shows a model plan view of a layout arrangement of the n-selector SELn.
  • FIG. 16 only illustrates a source region S, a drain region D, a gate electrode, and a wire layer for electrically coupling the MOS transistors, and the rest is omitted from the drawing.
  • a gate signal S 1 is supplied to the gate electrode of the MOS transistor composing the third selector, and the drain electrode of the transistor, to whose source region the gray scale voltage V 0 is applied, is electrically coupled with the source region of the MOS transistor of the second selector, to whose gate electrode the gate signal S 5 is supplied.
  • the channel width direction is the direction shown in FIG. 16
  • the channel length direction can be the direction that intersects with the channel width direction.
  • the channel width directions of the MOS transistors composing the n-first and n-second selectors SEL 1 - 1 n and SEL 4 - 1 n to SEL 4 - 4 n are made to be parallel with each other.
  • the on-resistance of each of the MOS transistors composing the n-first selector SEL 1 - 1 n can be made smaller than the on-resistance of each of the MOS transistors composing the n-second selectors SEL 4 - 1 n to SEL 4 - 4 n.
  • the channel width of the MOS transistor composing the first selector can be made larger than the channel width of the MOS transistor composing the second selector without unnecessarily broadening the layout arrangement region.
  • the path for the selected gray scale voltages always goes through the MOS transistors composing the first selector. Therefore, by lowering the on-resistance of the MOS transistors composing the first selector, the voltage drop can be effectively prevented.
  • the layout region for the first and second selectors is described; however, the layout region for the second and the third selectors can also be obtained in the same manner, and the same effect can be exerted. That is to say, by lowering the on-resistance of the MOS transistors composing the second selector, the voltage drop can be prevented more effectively compared with when lowering the on-resistance of the MOS transistors composing the third selector.
  • FIG. 16 only shows the model plan view of the layout arrangement of the n-selector SELn, the same layout arrangement can be made with the p-selector SELp.
  • FIG. 17(A) and FIG. 17(B) show examples of layout arrangements of the n-selector and p-selector.
  • the p-selector SELp and n-selector SELn are arranged so that they lie next to each other in the channel length direction.
  • the arrangement that the first operational amplifier OP 1 is in the channel width direction as shown in FIG. 17(A) can be employed if there is enough distance between the output electrodes to which the outputs of each of the operational amplifiers are coupled.
  • the p-selector SELp and n-selector SELn are arranged so that they lie next to each other in the channel width direction.
  • the arrangement that the first operational amplifier OP 1 is in the channel width direction as shown in FIG. 17(B) can be valid if there is not enough distance between the output electrodes to which the outputs of each of the operational amplifiers are coupled.
  • the present invention is not limited to the above-described embodiment but may have various alternative embodiments within the gist of the claims of the present invention.
  • the present invention can be applied not only for driving the aforementioned liquid-crystal panel but also for driving an electroluminescence and plasma display devices.
  • the gray scale data is explained as being 6 bits; however, it is not limited thereto. The same is true with the gray scale data that is explained as being 2 to 5 or more than 7 bits.
  • the present embodiment describes the situation in which the above-described voltage generating circuit is applied to the DAC of the data driver; however other situations are possible.
  • the above-described voltage generating circuit can be applied to anything that selects generated voltages corresponding to digital data from a plurality of generated voltages.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
US11/071,776 2004-03-08 2005-03-03 Data driver, display device, and method for controlling data driver Expired - Fee Related US7477271B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004-064089 2004-03-08
JP2004064089A JP4179194B2 (ja) 2004-03-08 2004-03-08 データドライバ、表示装置及びデータドライバの制御方法

Publications (2)

Publication Number Publication Date
US20050195145A1 US20050195145A1 (en) 2005-09-08
US7477271B2 true US7477271B2 (en) 2009-01-13

Family

ID=34909343

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/071,776 Expired - Fee Related US7477271B2 (en) 2004-03-08 2005-03-03 Data driver, display device, and method for controlling data driver

Country Status (2)

Country Link
US (1) US7477271B2 (ja)
JP (1) JP4179194B2 (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060284806A1 (en) * 2005-06-17 2006-12-21 Seiko Epson Corporation Driver circuit , electro-optical device, and electronic instrument
US20080150866A1 (en) * 2006-11-30 2008-06-26 Seiko Epson Corporation Source driver, electro-optical device, and electronic instrument
US20090066732A1 (en) * 2007-09-10 2009-03-12 Oki Electric Industry Co., Ltd. Lcd panel driving circuit
US20120206424A1 (en) * 2011-02-11 2012-08-16 Novatek Microelectronics Corp. Display driving circuit and operation method applicable thereto

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100389343C (zh) * 2006-01-20 2008-05-21 西北工业大学 液晶显示驱动控制芯片的驱动电路模块设计方法
CN100430992C (zh) * 2006-01-20 2008-11-05 西北工业大学 液晶显示驱动控制芯片中驱动电压的输出缓冲电路
JP5332150B2 (ja) * 2006-11-30 2013-11-06 セイコーエプソン株式会社 ソースドライバ、電気光学装置及び電子機器
JP4939958B2 (ja) * 2007-01-31 2012-05-30 東芝モバイルディスプレイ株式会社 液晶表示装置
JP4367509B2 (ja) * 2007-03-14 2009-11-18 エプソンイメージングデバイス株式会社 電気光学装置、駆動回路および電子機器
TWI365438B (en) * 2007-11-12 2012-06-01 Chimei Innolux Corp Systems for displaying images
US20090135116A1 (en) * 2007-11-23 2009-05-28 Himax Technologies Limited Gamma reference voltage generating device and gamma voltage generating device
CN102034411B (zh) * 2009-09-29 2013-01-16 群康科技(深圳)有限公司 伽马校正控制装置及其方法
WO2011138978A1 (ko) * 2010-05-03 2011-11-10 한양대학교 산학협력단 디스플레이 장치의 데이터 드라이버 및 그 동작 방법
JP2012008519A (ja) * 2010-05-21 2012-01-12 Optrex Corp 液晶表示パネルの駆動装置
CN103218968B (zh) * 2013-04-27 2016-04-06 合肥京东方光电科技有限公司 伽玛电阻调整装置、驱动电路及显示装置
CN103794188A (zh) * 2014-02-10 2014-05-14 北京京东方显示技术有限公司 一种输出缓冲电路、阵列基板和显示装置
WO2016034988A1 (en) * 2014-09-05 2016-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
JP2017151197A (ja) * 2016-02-23 2017-08-31 ソニー株式会社 ソースドライバ、表示装置、及び、電子機器
JP7528558B2 (ja) * 2020-06-25 2024-08-06 セイコーエプソン株式会社 回路装置、電気光学装置及び電子機器

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06118905A (ja) 1992-09-17 1994-04-28 Fujitsu Ltd 液晶表示装置の駆動回路
JPH09252240A (ja) 1996-03-14 1997-09-22 Toppan Printing Co Ltd マルチプレクサ
JPH11109928A (ja) 1997-10-06 1999-04-23 Hitachi Ltd 液晶表示装置
JP2001188615A (ja) 1999-10-21 2001-07-10 Seiko Epson Corp 電圧供給装置並びにそれを用いた半導体装置、電気光学装置及び電子機器
US20030151577A1 (en) * 2002-02-08 2003-08-14 Seiko Epson Corporation Reference voltage generation circuit, display drive circuit, display device and reference voltage generation method
JP2004029752A (ja) 2002-06-21 2004-01-29 Himax Optelectronics Corp 液晶表示装置を駆動する方法、液晶表示装置、液晶表示装置を駆動する装置及びフラットパネル表示装置を駆動する装置
US20040217981A1 (en) 2001-12-31 2004-11-04 Bu Lin-Kai Apparatus and method for gamma correction in a liquid crystal display
US6836232B2 (en) 2001-12-31 2004-12-28 Himax Technologies, Inc. Apparatus and method for gamma correction in a liquid crystal display
US20050179634A1 (en) 2002-06-21 2005-08-18 Bu Lin-Kai Method and related apparatus for driving pixels located in a row of an LCD panel toward the same average voltage value
US7006071B2 (en) 2001-12-25 2006-02-28 Himax Technologies, Inc. Driving device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3226567B2 (ja) * 1991-07-29 2001-11-05 日本電気株式会社 液晶表示装置の駆動回路
JP3148151B2 (ja) * 1997-05-27 2001-03-19 日本電気株式会社 液晶駆動装置の出力偏差低減方法および装置

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06118905A (ja) 1992-09-17 1994-04-28 Fujitsu Ltd 液晶表示装置の駆動回路
JPH09252240A (ja) 1996-03-14 1997-09-22 Toppan Printing Co Ltd マルチプレクサ
JPH11109928A (ja) 1997-10-06 1999-04-23 Hitachi Ltd 液晶表示装置
US6232941B1 (en) 1997-10-06 2001-05-15 Hitachi, Ltd. Liquid crystal display device
US6518946B2 (en) 1997-10-06 2003-02-11 Hitachi, Ltd. Liquid crystal display device
JP2001188615A (ja) 1999-10-21 2001-07-10 Seiko Epson Corp 電圧供給装置並びにそれを用いた半導体装置、電気光学装置及び電子機器
US7006071B2 (en) 2001-12-25 2006-02-28 Himax Technologies, Inc. Driving device
US20040217981A1 (en) 2001-12-31 2004-11-04 Bu Lin-Kai Apparatus and method for gamma correction in a liquid crystal display
US6836232B2 (en) 2001-12-31 2004-12-28 Himax Technologies, Inc. Apparatus and method for gamma correction in a liquid crystal display
JP2003233357A (ja) 2002-02-08 2003-08-22 Seiko Epson Corp 基準電圧発生回路、表示駆動回路、表示装置及び基準電圧発生方法
US20030151577A1 (en) * 2002-02-08 2003-08-14 Seiko Epson Corporation Reference voltage generation circuit, display drive circuit, display device and reference voltage generation method
US7106321B2 (en) 2002-02-08 2006-09-12 Seiko Epson Corporation Reference voltage generation circuit, display drive circuit, display device and reference voltage generation method
JP2004029752A (ja) 2002-06-21 2004-01-29 Himax Optelectronics Corp 液晶表示装置を駆動する方法、液晶表示装置、液晶表示装置を駆動する装置及びフラットパネル表示装置を駆動する装置
US20050179634A1 (en) 2002-06-21 2005-08-18 Bu Lin-Kai Method and related apparatus for driving pixels located in a row of an LCD panel toward the same average voltage value
US7102608B2 (en) 2002-06-21 2006-09-05 Himax Technologies, Inc. Method and related apparatus for driving pixels located in a row of an LCD panel toward the same average voltage value
US7136039B2 (en) 2002-06-21 2006-11-14 Himax Technologies, Inc. Method and related apparatus for driving an LCD monitor

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060284806A1 (en) * 2005-06-17 2006-12-21 Seiko Epson Corporation Driver circuit , electro-optical device, and electronic instrument
US7646371B2 (en) * 2005-06-17 2010-01-12 Seiko Epson Corporation Driver circuit, electro-optical device, and electronic instrument
US20080150866A1 (en) * 2006-11-30 2008-06-26 Seiko Epson Corporation Source driver, electro-optical device, and electronic instrument
US8558852B2 (en) * 2006-11-30 2013-10-15 Seiko Epson Corporation Source driver, electro-optical device, and electronic instrument
US20090066732A1 (en) * 2007-09-10 2009-03-12 Oki Electric Industry Co., Ltd. Lcd panel driving circuit
US20120206424A1 (en) * 2011-02-11 2012-08-16 Novatek Microelectronics Corp. Display driving circuit and operation method applicable thereto

Also Published As

Publication number Publication date
JP2005250353A (ja) 2005-09-15
US20050195145A1 (en) 2005-09-08
JP4179194B2 (ja) 2008-11-12

Similar Documents

Publication Publication Date Title
US7477271B2 (en) Data driver, display device, and method for controlling data driver
US7030865B2 (en) Operational amplifier circuit, driving circuit and driving method
US7907136B2 (en) Voltage generation circuit
US7646371B2 (en) Driver circuit, electro-optical device, and electronic instrument
US6995741B2 (en) Driving circuit and driving method
US7006070B2 (en) Operational amplifier circuit, driving circuit, and driving method
JP4082398B2 (ja) ソースドライバ、電気光学装置、電子機器及び駆動方法
JP4939096B2 (ja) 増幅器及びこれを用いた駆動回路
KR20110134332A (ko) 출력 회로와 데이터 드라이버 및 표시 장치
US6417827B1 (en) Liquid crystal display device having a wide dynamic range driver
CN100481198C (zh) 阻抗变换电路、驱动电路及控制方法
US20070176675A1 (en) Differential amplifier and digital-to-analog converter
JP3888350B2 (ja) 演算増幅器及びこれを用いた駆動回路
JP3922261B2 (ja) データドライバ及び表示装置
JP2007037191A (ja) 電圧生成回路、データドライバ及び表示装置
US20060033694A1 (en) Impedance conversion circuit, drive circuit, and control method therefor
US20070063949A1 (en) Driving circuit, electro-optic device, and electronic device
KR100723481B1 (ko) 액정표시장치의 소오스 구동부에서 출력 신호의 슬루레이트를 개선한 출력 버퍼
US8599190B2 (en) Voltage level selection circuit and display driver
US20010035789A1 (en) Differential amplifier, semiconductor device, power supply circuit and electronic equipment using the same
US20060267679A1 (en) Operational amplifier, driver circuit, and electro-optical device
JP5354899B2 (ja) 表示パネルのデータ線駆動回路、ドライバ回路、表示装置
US8405651B2 (en) Driving circuit and driving controller capable of adjusting internal impedance
JP2005077965A (ja) 表示装置およびその駆動回路
JP2007316673A (ja) ソースドライバ、電気光学装置及び電子機器

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAKI, KATSUHIKO;REEL/FRAME:016351/0989

Effective date: 20050228

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20170113