[go: up one dir, main page]

JPS5881798U - PROM writer - Google Patents

PROM writer

Info

Publication number
JPS5881798U
JPS5881798U JP17511381U JP17511381U JPS5881798U JP S5881798 U JPS5881798 U JP S5881798U JP 17511381 U JP17511381 U JP 17511381U JP 17511381 U JP17511381 U JP 17511381U JP S5881798 U JPS5881798 U JP S5881798U
Authority
JP
Japan
Prior art keywords
selection line
address
address selection
writer
prom writer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17511381U
Other languages
Japanese (ja)
Inventor
島村 美博
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP17511381U priority Critical patent/JPS5881798U/en
Publication of JPS5881798U publication Critical patent/JPS5881798U/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のFROM書込み方式を説明するためのブ
ロック図、第2図は本考案の実施例を説明するためのブ
ロック図、である。 なお図において、Y1〜Y8・・・・・・デコーダ出力
、Q1〜Q8・・・・・・MO8FETトランジスタ、
Sl・・・外部より入力されるテスト信・号、1,2・
・・・・・書込データ、3.4・・・・・・読出しデー
タ、5〜8・・・・・−OR論理回路、を示す。
FIG. 1 is a block diagram for explaining a conventional FROM writing method, and FIG. 2 is a block diagram for explaining an embodiment of the present invention. In the figure, Y1 to Y8...decoder output, Q1 to Q8...MO8FET transistor,
Sl...Test signal/signal input from the outside, 1, 2...
. . . write data, 3.4 . . . read data, 5 to 8 . . . -OR logic circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電気的にデータ書込み可能なFROMに使用されるFR
OMライターにおいて、データ書込み回路と、該データ
書込み回路に入力されるアドレス選択線との間に、前記
アドレス選択線と、外部よりのテスト、信号からなる論
理和回路とを設け、前記アドレス選択線が非選択時にお
いても外部よりのテスト信号により、該アドレスが選択
された状態とする手段を備えていることを特徴とするF
ROMライター。
FR used in FROM where data can be written electrically
In the OM writer, an OR circuit consisting of the address selection line and an external test signal is provided between the data write circuit and the address selection line input to the data write circuit, and the address selection line is connected to the address selection line. The F is characterized by comprising means for setting the address to a selected state by an external test signal even when the address is not selected.
ROM writer.
JP17511381U 1981-11-25 1981-11-25 PROM writer Pending JPS5881798U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17511381U JPS5881798U (en) 1981-11-25 1981-11-25 PROM writer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17511381U JPS5881798U (en) 1981-11-25 1981-11-25 PROM writer

Publications (1)

Publication Number Publication Date
JPS5881798U true JPS5881798U (en) 1983-06-02

Family

ID=29967355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17511381U Pending JPS5881798U (en) 1981-11-25 1981-11-25 PROM writer

Country Status (1)

Country Link
JP (1) JPS5881798U (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5562588A (en) * 1978-10-31 1980-05-12 Matsushita Electric Ind Co Ltd Semiconductor memory circuit
JPS5651093A (en) * 1979-09-28 1981-05-08 Nec Corp Semiconductor storage device
JPS5654694A (en) * 1979-07-02 1981-05-14 Mostek Corp Semiifixed memory unit integrated circuit and method of programming same circuit
JPS56134390A (en) * 1980-03-21 1981-10-21 Fujitsu Ltd Rom element

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5562588A (en) * 1978-10-31 1980-05-12 Matsushita Electric Ind Co Ltd Semiconductor memory circuit
JPS5654694A (en) * 1979-07-02 1981-05-14 Mostek Corp Semiifixed memory unit integrated circuit and method of programming same circuit
JPS5651093A (en) * 1979-09-28 1981-05-08 Nec Corp Semiconductor storage device
JPS56134390A (en) * 1980-03-21 1981-10-21 Fujitsu Ltd Rom element

Similar Documents

Publication Publication Date Title
JPS5881798U (en) PROM writer
JPS617000U (en) Built-in memory LSI
JPS60184144U (en) microcomputer device
JPS59134842U (en) One-chip microcontroller memory expansion device for in-vehicle electronic equipment
JPS5894197U (en) Information writing device
JPS6044298U (en) memory write circuit
JPS5995498U (en) Storage device
JPS58174733U (en) Process input/output control method
JPS58171556U (en) panel control device
JPS59194199U (en) magnetic bubble storage device
JPS60131056U (en) Built-in memory LSI
JPS5811792U (en) image display device
JPS6457533U (en)
JPS595096U (en) memory access device
JPS58155698U (en) memory circuit
JPS6095647U (en) disk device
JPS5871859U (en) ID card reader
JPS6145771U (en) Data recorder with verification function
JPS59119661U (en) image memory device
JPS58164028U (en) Input/output data buffer device
JPS6065845U (en) read-only storage
JPS59192755U (en) Elastic store circuit
JPS60102764U (en) magnetic recording and reproducing device
JPS5894034U (en) tracing device
JPS6076446U (en) Storage device