CN101013383A - System and method for implementing packet combined treatment by multi-core CPU - Google Patents
System and method for implementing packet combined treatment by multi-core CPU Download PDFInfo
- Publication number
- CN101013383A CN101013383A CN 200710063853 CN200710063853A CN101013383A CN 101013383 A CN101013383 A CN 101013383A CN 200710063853 CN200710063853 CN 200710063853 CN 200710063853 A CN200710063853 A CN 200710063853A CN 101013383 A CN101013383 A CN 101013383A
- Authority
- CN
- China
- Prior art keywords
- message
- cpu
- queue
- shared
- nuclear
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Hardware Redundancy (AREA)
Abstract
本发明公开了一种实现多核CPU进行报文联合处理的系统，包括多核CPU以及多个共享队列区，任一共享队列区与确定的两个CPU核连接，用于为所述两个CPU核提供共享报文队列：由共享队列区的报文发送CPU核写入该CPU核处理后的报文信息，共享队列区的报文接收CPU核根据写入顺序提取报文信息并进行处理。本发明还公开了一种实现多核CPU进行报文联合处理的方法，报文发送CPU核向共享队列区写入该CPU核处理后的报文信息，报文接收CPU核根据写入顺序提取报文信息并进行处理。通过本发明，避免了中断开销；不再局限于CPU核的硬件空间限制，提高了队列设计的灵活性，提高了吞吐量。
The invention discloses a system for realizing joint processing of messages by a multi-core CPU, including a multi-core CPU and a plurality of shared queue areas, any shared queue area is connected to two determined CPU cores, and is used for the two CPU cores Shared message queue is provided: the message sending CPU core in the shared queue area writes the message information processed by the CPU core, and the message receiving CPU core in the shared queue area extracts the message information according to the writing order and processes them. The invention also discloses a method for realizing joint processing of messages by a multi-core CPU. The message sending CPU core writes the message information processed by the CPU core to the shared queue area, and the message receiving CPU core extracts the message according to the writing order. information and process it. Through the present invention, the interrupt overhead is avoided; the hardware space limitation of the CPU core is no longer limited, the flexibility of queue design is improved, and the throughput is improved.
Description
Technical field
The present invention relates to communication technical field, particularly a kind of in the communication data treatment facility, realize that multi-core CPU carries out the system and method for message Combined Treatment.
Background technology
Because each kernel of multi-core CPU can both move independently task, improve handling capacity and the treatment effeciency handled, therefore increasingly extensive being applied in the communication data treatment facility.At present the working method of multi-core CPU has two kinds in the communication data treatment facility, comprises that pipeline system and parallel mode handle message.For pipeline system, each CPU nuclear is finished the part that message is handled, and after this section processes is finished, transferring the control of message to next CPU examines and continues to handle, realize the Combined Treatment of multi-core CPU to message, as shown in Figure 1, a task (Task) is broken down into multistage.And for parallel mode, each CPU can independently finish whole processing of message, and as shown in Figure 2, each CPU finishes the processing of a Task.
In pipeline system, carry out the transfer of message control and mainly contain interrupt mode and polling mode.
Interrupt mode is meant after previous CPU nuclear (being called CPU nuclear) is handled message, send interruption (Inter-processorInterrupt between a processor to next CPU nuclear (being called the 2nd CPU nuclear), be called for short IPI), the 2nd CPU nuclear receives message to be processed according to the IPI signal.In this manner, increased the interruption expense of the 2nd CPU nuclear, particularly under the situation of big flow, frequent interruption expense can have a strong impact on the performance of system; Simultaneously, look-at-me can only play the effect of notifying the 2nd CPU stone grafting receiving literary composition, can not in signal, carry information such as message address and message result, therefore, thereby two CPU nuclears must transmit information by other modes and carry out the message processing, as process communication (Inter-Process Communication is called for short IPC).
Polling mode is meant that what adopt is the mode of team of joining the team out on hardware, such as in some CPU nuclear, adopt as hardware communications mode transmission information between CPU such as message loop modes, after CPU nuclear is finished dealing with, the message format that the information that message is relevant is formed hardware requirement sends to the 2nd CPU nuclear, message is entered in the hardware message queue of the 2nd CPU nuclear, and the 2nd CPU nuclear is by reading the message that corresponding message queue obtains needs processing.In this manner, message format is subjected to the restriction of hardware, can't satisfy the requirement that software upgrading changes; Simultaneously, hardware queue length is fixed, and when the message that enters reaches the hardware queue maximum length, follow-up message can't continue to enter, and causes message to handle failure.
As seen, multi-core CPU realizes that under pipeline system the prior art scheme of message Combined Treatment all exists different defectives, if a kind of hardware that promptly is not subject to can be provided, and can avoid the flexible message processing scheme of the overhead that interrupts bringing, will help to improve efficient and the success ratio that message is handled.
Summary of the invention
The purpose of this invention is to provide a kind of multi-core CPU of realizing and carry out the system and method for message Combined Treatment, solve interruption expense that exists when multi-core CPU carries out the message Combined Treatment in the prior art or the problem that is subjected to hardware constraints.
For achieving the above object, embodiments of the invention provide a kind of multi-core CPU of realizing to carry out the system of message Combined Treatment, comprise multi-core CPU, also comprise:
At least one shared queue district, arbitrary described shared queue district is connected with two CPU nuclears that order is carried out the message processing, be used to described two CPU nuclear that shared message queue is provided: send CPU nuclear by the message in described shared queue district and write message information after this CPU nuclear is handled, the message in described shared queue district receives CPU nuclear and extracts described message information according to write sequence and handle.
Embodiments of the invention also provide a kind of multi-core CPU of realizing to carry out the method for message Combined Treatment, may further comprise the steps:
Message transmission CPU nuclear is to the message information of sharing after message queue writes this CPU nuclear processing, and message reception CPU nuclear extracts described message information according to write sequence and handles; Described shared message queue is that described message sends CPU nuclear and described message receives the message queue that CPU nuclear is shared.
As shown from the above technical solution, embodiments of the invention receive the internuclear shared queue district that is provided with of CPU by send CPU nuclear and message at message, adopt the mode of formation poll, have following beneficial effect:
1, avoids the interruption expense, improved handling capacity;
2, the shared queue district no longer is confined to the hardware space restriction of CPU nuclear, has improved the dirigibility of cohort design, and has improved handling capacity;
3,, further avoided abandoning to the message that exceeds processing power by buffer operation;
4, by control message queue size, further realized the balance between message handling capacity and the time delay.
Below by drawings and Examples, technical scheme of the present invention is described in further detail.
Description of drawings
Fig. 1 is the synoptic diagram that the multi-core CPU pipeline work is handled message down in the prior art;
Fig. 2 is a synoptic diagram of handling message in the prior art under the multi-core CPU parallel mode;
Fig. 3 carries out the block diagram of the system embodiment 1 of message Combined Treatment for realization multi-core CPU provided by the present invention;
Fig. 4 carries out the block diagram of the system embodiment 2 of message Combined Treatment for realization multi-core CPU provided by the present invention;
Fig. 5 carries out the block diagram of the system embodiment 3 of message Combined Treatment for realization multi-core CPU provided by the present invention;
Fig. 6 carries out the process flow diagram of the method embodiment 1 of message Combined Treatment for realization multi-core CPU provided by the present invention;
Fig. 7 is in the method shown in Figure 6, and message sends the process flow diagram of an embodiment of the identification of CPU nuclear, control shared queue zone state;
Fig. 8 is in the method shown in Figure 6, and message sends the process flow diagram of an embodiment of the identification of CPU nuclear, control shared queue zone state;
Fig. 9 carries out the process flow diagram of the method embodiment 2 of message Combined Treatment for realization multi-core CPU provided by the present invention.
Embodiment
Carry out in the message Combined Treatment technology in order to overcome existing realization multi-core CPU, the various defectives that interrupt mode or polling mode caused, embodiments of the invention provide a kind of multi-core CPU of realizing to carry out the system and method for message Combined Treatment, are illustrated respectively below.
Referring to Fig. 3, for realization multi-core CPU provided by the present invention carries out the system embodiment 1 of message Combined Treatment, comprise the multi-core CPU that is used for the message Combined Treatment, be expressed as CPU nuclear A1 here respectively, A2......A (n-1) and An, wherein n 〉=2; Also comprise a plurality of shared queues district, arbitrary shared queue district is connected with two CPU nuclear, so the shared queue district can be expressed as B12 according to the difference that the CPU that is connected examines ..., B1n, B2n......B (n-1) n.In general, under pipeline system, each CPU nuclear is responsible for handling the part of message, and this processing has certain sequence, in the present embodiment, be to carry out message successively by A1, A2......An to handle, therefore, included shared queue district for and order carry out two district B12 of shared queue that CPU nuclear A1, A2 are connected that message is handled, carry out the district B23...... of shared queue that two CPU nuclears A2, A3 that message handles are connected with order and examine the district B of shared queue (n-1) n that A (n-1), An are connected with two CPU that carry out the message processing in proper order.As can be seen, this order can be provided with according to actual needs flexibly, handles such as carry out message according to the order of A2, A1, and then the shared queue district is B21, does not influence technical scheme of the present invention.
In the present embodiment, for the district B12 of shared queue, CPU nuclear A1 is that its message sends CPU nuclear, and CPU nuclear A2 is that its message receives CPU nuclear; And for the district B12 of shared queue, CPU nuclear A2 is that its message sends CPU nuclear, and CPU nuclear A3 is that its message receives CPU nuclear.As seen, when any one CPU nuclear is not source CPU nuclear and whole CPU nuclear when it, all has message simultaneously concurrently and send, receive two kinds of identity, corresponding respectively different shared queue district, such as CPU nuclear A2 while correspondence district B12 of shared queue and B23.
Any one shared queue district all simultaneously corresponding two CPU nuclears, for these two CPU nuclears provide shared message queue, send CPU nuclear by the message in described shared queue district and write message information after this CPU nuclear is handled, the message in described shared queue district receives CPU nuclear and extracts described message information according to write sequence and handle.Such as, in the present embodiment, B12 correspondence in shared queue district CPU nuclear A1 and A2, and the message information after being write it and handled by CPU nuclear A1 is extracted described message information according to write sequence and is handled by CPU nuclear A2.
Carry out message and handle in communication facilities, CPU nuclear and dealing with relationship of each CPU nuclear that it utilized clearly also can be provided with to those skilled in the art, and therefore, managerial personnel can enable or be provided with corresponding shared queue district.
The technical scheme that is provided by present embodiment 1, the common message of safeguarding that both sides can visit of two CPU nuclears that order is carried out the message processing receives formation, after then last CPU nuclear is finished dealing with, need not to send look-at-me, reduced the expense that produces because of interruption.Simultaneously, it is a kind of software queue mode that the common message of safeguarding receives formation, can be provided with as required in internal memory or in other storeies or specify, and compares with traditional CPU nuclear hardware queue, has sizable dirigibility in the design; Further, no longer be subjected to the restriction of CPU nuclear hardware space, can adjust based on the formation of software; And, in the message that adopts pipeline system is handled, because each CPU finishes the different piece that message is handled, the processing time of each message on different CPU may be inequality, so adopt the formation mode to carry out the transmission of message, except the expense that can reduce the message transmission, can also absorb of short duration burst flow, solve the difference of two CPU on message processing speed, improve the handling capacity of equipment.
For described shared message queue state is controlled, preferable technical scheme is that each CPU nuclear also is connected with a shared formation control module, described shared queue control module comprises the quene state identification module, be used to discern described CPU nuclear and send the state that CPU examines pairing shared queue district as message, also comprise the quene state control module that is connected with the quene state identification module, be used for the described CPU nuclear of corresponding control and examine pairing shared queue district as message reception CPU.Referring to Fig. 4, for realization multi-core CPU provided by the present invention carries out the system embodiment 2 of message Combined Treatment, comprise the multi-core CPU that is used for the message Combined Treatment, be specially CPU nuclear A1, A2 and A3, handle the part of message respectively according to the order of A1-A2-A3.Also comprise the district B12 of shared queue, B23, the district B12 of shared queue is connected with CPU nuclear A1, A2, and A1, A2 provide shared message queue for CPU nuclear; The district B23 of shared queue is connected with CPU nuclear A2, A3, and A2, A3 provide shared message queue for CPU nuclear.
In the present embodiment, each CPU nuclear A1, A2 and A3 also are connected with one respectively and share formation control module C1, C2 and C3, each shared queue's control module comprises the quene state identification module, be used to discern described CPU nuclear and send the state that CPU examines pairing shared queue district as message, also comprise the quene state control module that is connected with the quene state identification module, be used for described CPU nuclear of corresponding control and described CPU nuclear and examine pairing shared queue district as message reception CPU.With the control module C1 of shared queue is example, comprise quene state identification module C11 and quene state control module C12, because CPU nuclear A1 is first CPU nuclear that message is handled in the present embodiment, do not have the situation that receives CPU nuclear as message, so quene state control module C12 only carries out corresponding control to described CPU nuclear A1; For the control module C2 of shared queue, then need to control simultaneously CPU nuclear A2 and the district B12 of shared queue; For the control module C3 of shared queue, because CPU nuclear A3 is that last CPU that message is handled examines in the present embodiment, there is not the situation that sends CPU nuclear as message, therefore can not play control action.
In the present embodiment, the control module C1 of shared queue, C2 endorse with C3 and CPU and think inner the connection, promptly are arranged on the inside of CPU nuclear by software mode, also can promptly increase the functional block that is connected with CPU nuclear for the outside connects; No matter take any connected mode, do not influence technical scheme of the present invention.As shown in this embodiment, just be outside situation about connecting.
Can comprise a lot of modes to CPU nuclear and CPU nuclear as the control that message reception CPU examines pairing shared queue district, the invention provides following several processing scheme, but it will be understood by those skilled in the art that the processing scheme that is exemplified not is the restriction to technical solution of the present invention:
Described quene state control module can comprise a buffer module, being used for sending CPU at described CPU nuclear as message examines under the full situation in pairing shared queue district, instruct described CPU nuclear no longer to send message information after handling, and instruct described CPU to check it to receive message information after CPU examines pairing shared queue district's buffered as message.By buffer module, can avoid the full subsequent packet that is caused of described shared message queue to abandon, also avoided continuing to send the network congestion that causes.
Described quene state control module can comprise a formation adjusting module, is used for sending the state that CPU examines pairing shared queue district according to described CPU nuclear as message, adjusts described CPU nuclear and receives the length that CPU examines pairing shared queue district as message.By the formation adjusting module, realized before described shared message queue is full, just being controlled, rather than just passive the controlling when full up of passive waiting list.Simultaneously, effectively control the queue length of message, can overcome the time delay of being brought than queue row buffering, thereby between high-throughput and low time delay, carry out rational balance.
Described quene state control module comprises a set module, be used for sending under the situation that CPU examines and described shared queue district is full, identify described CPU nuclear and examine pairing shared queue district for full as message reception CPU at the message of described CPU nuclear as a certain shared queue district.By the set module, realized successively reflection continuously, when arbitrarily shared message queue had been expired, CPU nuclear in source just can be known and be controlled.
Referring to Fig. 5, for realization multi-core CPU provided by the present invention carries out the system embodiment 3 of message Combined Treatment, comprise the multi-core CPU that is used for the message Combined Treatment, be specially CPU nuclear A1, A2 and A3, handle the part of message respectively according to the order of A1-A2-A3.Also comprise the district B12 of shared queue, B23, the district B12 of shared queue is connected with CPU nuclear A1, A2, and A1, A2 provide shared message queue for CPU nuclear; The district B23 of shared queue is connected with CPU nuclear A2, A3, and A2, A3 provide shared message queue for CPU nuclear.Each CPU nuclear A1, A2 and A3 also are connected with one respectively and share formation control module C1, C2 and C3.
In the present embodiment, arbitrary shared queue control module comprises the quene state identification module, be used to discern described CPU nuclear and send the state that CPU examines pairing shared queue district as message, also comprise the quene state control module that is connected with the quene state identification module, be used for described CPU nuclear of corresponding control and described CPU nuclear and examine pairing shared queue district as message reception CPU.And, comprise buffer module, formation adjusting module and set module again respectively for arbitrary quene state control module.Concrete, the control module C1 of shared queue comprises quene state identification module C11 and the quene state control module C12 that is attached thereto, and comprises buffer module C121, formation adjusting module C122 and set module C123 among the quene state control module C12; The control module C2 of shared queue comprises quene state identification module C21 and the quene state control module C22 that is attached thereto, and comprises buffer module C221, formation adjusting module C222 and set module C223 among the quene state control module C22; The control module C3 of shared queue comprises quene state identification module C31 and the quene state control module C32 that is attached thereto, and comprises buffer module C321, formation adjusting module C322 and set module C323 among the quene state control module C32.
Obviously, the technical scheme that embodiment 3 is provided, not only can reduce the expense of interrupting generation, improve the dirigibility and the handling capacity of cohort design, subsequent packet abandons in the time of can avoiding simultaneously formation to expire, and, realize the congested control of formation by the mode that the active formation is controlled, between handling capacity and time delay, reach balance.
The present invention also provides a kind of multi-core CPU of realizing to carry out the method for message Combined Treatment, comprise message transmission CPU nuclear to the message information of sharing after message queue writes this CPU nuclear processing, message reception CPU nuclear extracts described message information according to write sequence and handles; Described shared message queue is that described message sends CPU nuclear and described message receives the message queue that CPU nuclear is shared.
As can be seen, safeguard that message transmission CPU nuclear and message reception CPU examine the message reception formation that can visit and carry out the message processing, need not to send look-at-me, reduced the expense that produces because of interruption; Simultaneously, it is a kind of software queue mode that the common message of safeguarding receives formation, can be provided with as required in internal memory or in other storeies or specify, and compares with traditional CPU nuclear hardware queue, has sizable dirigibility in the design; Further, no longer be subjected to the restriction of CPU nuclear hardware space, can adjust based on the formation of software; And, in the message that adopts pipeline system is handled, because each CPU finishes the different piece that message is handled, the processing time of each message on different CPU may be inequality, so adopt the formation mode to carry out the transmission of message, except the expense that can reduce the message transmission, can also absorb of short duration burst flow, solve the difference of two CPU on message processing speed, improve the handling capacity of equipment.
For described shared message queue state is controlled, described message sent CPU nuclear before the message information of sharing after message queue writes this CPU nuclear processing, comprise that also described message sends the described shared message queue state of CPU nuclear identification, and the described CPU nuclear of corresponding control receives the step that CPU examines pairing shared message queue as message.
Message reception CPU nuclear extracts described message information according to write sequence and can comprise: message receives whether the described shared message queue of CPU verification inquiry is sky, is the execution query manipulation that then circulates, otherwise extracts described message information according to the order of joining the team.The framework that this has been equivalent to adopt poll to handle need not to interrupt.
Referring to Fig. 6, the embodiment 1 for method provided by the present invention may further comprise the steps:
In this step, message sends CPU after finishing self processing to message, and message information is packaged into default message structure, enough discern to guarantee next CPU nuclear energy, for example:
struct?pkt_message
{
ulong
*packet；
ulong
*pretreat；
ulong
*parameter；
}
Whether step 4, message receive the described shared message queue of CPU verification inquiry is empty, is then to re-execute step 4, otherwise execution in step 5;
In present embodiment 1, step 2 can adopt following dual mode to handle:
Referring to Fig. 7, the process flow diagram for an embodiment of step 2 is specially:
Whether step 201, message send the described shared message queue of CPU nuclear identification full, is execution in step 202 then; Otherwise direct execution in step 3;
Whether step 203, the described shared message queue state of inquiry change, and are the message execution in step 3 to being cushioned then, otherwise re-execute step 203.
Because sending CPU, message can receive the length of formation and the message number of buffering judges that message receives CPU and endorses can send congested according to message, so can not be wait formation full up, abandon and carry out passive control when arriving, but utilize formation load thresholding decision mechanism, judge the load of downstream CPU and adopt corresponding action to prevent contingent congested by active formation control.Referring to Fig. 8, the process flow diagram for another embodiment of step 2 is specially:
Whether step 214, the described shared message queue state of inquiry change, and are the message execution in step 3 to being cushioned then, otherwise re-execute step 214.
Sharing under the full situation of message queue, can also comprise that it is full step that the described CPU nuclear of sign is examined pairing shared message queue as message reception CPU, thereby order is realizing the notice to source CPU.
Referring to Fig. 9,, may further comprise the steps for being the embodiment 2 of method provided by the present invention:
Whether step 26, the described shared message queue state of inquiry change, and are the message execution in step 27 to being cushioned then, otherwise re-execute step 26;
Whether step 28, message receive the described shared message queue of CPU verification inquiry is empty, is then to re-execute step 28, otherwise execution in step 29;
It should be noted that at last: above embodiment is only in order to technical scheme of the present invention to be described but not limit it, although the present invention is had been described in detail with reference to preferred embodiment, those of ordinary skill in the art is to be understood that: it still can make amendment or be equal to replacement technical scheme of the present invention, and these modifications or be equal to replacement and also can not make amended technical scheme break away from the spirit and scope of technical solution of the present invention.
Claims (12)
1, a kind of multi-core CPU of realizing carries out the system of message Combined Treatment, comprises the multi-core CPU that is used for the message Combined Treatment, it is characterized in that also comprising:
At least one shared queue district, arbitrary described shared queue district is connected with two CPU nuclears that order is carried out the message processing, be used to described two CPU nuclear that shared message queue is provided: send CPU nuclear by the message in described shared queue district and write message information after this CPU nuclear is handled, the message in described shared queue district receives CPU nuclear and extracts described message information according to write sequence and handle.
2, system according to claim 1, it is characterized in that each CPU nuclear also is connected with one and shares the formation control module, described shared queue control module comprises the quene state identification module, be used to discern described CPU nuclear and send the state that CPU examines pairing shared queue district as message, also comprise the quene state control module that is connected with the quene state identification module, be used for described CPU nuclear of corresponding control and described CPU nuclear and examine pairing shared queue district as message reception CPU.
3, system according to claim 2, it is characterized in that described quene state control module comprises a buffer module, being used for sending CPU at described CPU nuclear as message examines under the full situation in pairing shared queue district, instruct described CPU nuclear no longer to send message information after handling, and instruct described CPU to check it to receive message information after CPU examines pairing shared queue district's buffered as message.
4, system according to claim 2, it is characterized in that described quene state control module comprises a formation adjusting module, be used for sending the state that CPU examines pairing shared queue district as message, adjust described CPU nuclear and receive the length that CPU examines pairing shared queue district as message according to described CPU nuclear.
5, system according to claim 2, it is characterized in that described quene state control module comprises a set module, be used for sending under the situation that CPU examines and described shared queue district is full, identify described CPU nuclear and examine pairing shared queue district for full as message reception CPU at the message of described CPU nuclear as a certain shared queue district.
6,, it is characterized in that shared queue's control module is connected or outside the connection for inner with described CPU nuclear according to the arbitrary described system of claim 2-5.
7, a kind of multi-core CPU of realizing carries out the method for message Combined Treatment, it is characterized in that may further comprise the steps:
Message transmission CPU nuclear is to the message information of sharing after message queue writes this CPU nuclear processing, and message reception CPU nuclear extracts described message information according to write sequence and handles; Described shared message queue is that described message sends CPU nuclear and described message receives the message queue that CPU nuclear is shared.
8, method according to claim 7, it is characterized in that described message sent CPU nuclear before the message information of sharing after message queue writes this CPU nuclear processing, comprise that also described message sends the described shared message queue state of CPU nuclear identification, and the described CPU nuclear of corresponding control receives the step that CPU examines pairing shared message queue as message.
9, method according to claim 8, it is characterized in that message sends the described shared message queue state of CPU nuclear identification, and the described CPU of corresponding control nuclear receives CPU as message and examines pairing shared message queue and be specially: whether message sends the described shared message queue of CPU nuclear identification full, be then the message information after the described processing to be cushioned, until described shared message queue Status Change; Otherwise the message information after this CPU nuclear that writes direct is handled.
10, method according to claim 8 is characterized in that message sends the described shared message queue state of CPU nuclear identification, and the described CPU nuclear of corresponding control receives CPU as message and examines pairing shared message queue and be specially:
When described shared message queue size during less than default minimum threshold, the message information after this CPU nuclear that writes direct is handled;
When described shared message queue size during greater than default minimum threshold and less than default maximum threshold, message information after this CPU nuclear that writes direct is handled shortens described CPU nuclear simultaneously and receives the length that CPU examines pairing shared message queue as message;
When described shared message queue size during greater than default maximum threshold, described shared message queue is full, then the message information after the described processing is cushioned, until described shared message queue Status Change.
11, according to claim 9 or 10 described methods, it is characterized in that when described message sends the described shared message queue of CPU nuclear identification and expired, also comprise receiving CPU as message by the described CPU nuclear of sign to examine pairing shared message queue being full step.
12, method according to claim 7 is characterized in that message reception CPU nuclear extracts described message information according to write sequence and comprises:
Whether message receives the described shared message queue of CPU verification inquiry is empty, is the execution query manipulation that then circulates, otherwise extracts described message information according to the order of joining the team.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200710063853XA CN100451975C (en) | 2007-02-13 | 2007-02-13 | System and method for implementing packet combined treatment by multi-core CPU |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200710063853XA CN100451975C (en) | 2007-02-13 | 2007-02-13 | System and method for implementing packet combined treatment by multi-core CPU |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101013383A true CN101013383A (en) | 2007-08-08 |
| CN100451975C CN100451975C (en) | 2009-01-14 |
Family
ID=38700915
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200710063853XA Expired - Fee Related CN100451975C (en) | 2007-02-13 | 2007-02-13 | System and method for implementing packet combined treatment by multi-core CPU |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100451975C (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009065313A1 (en) * | 2007-11-20 | 2009-05-28 | Hangzhou H3C Technologies Co., Ltd. | Method and multi-core processor equipment for realizing multiple service process functions |
| CN102185770A (en) * | 2011-05-05 | 2011-09-14 | 汉柏科技有限公司 | Multi-core-architecture-based batch message transmitting and receiving method |
| CN101442513B (en) * | 2007-11-20 | 2012-05-23 | 杭州华三通信技术有限公司 | Method for realizing multiple service processing functions and multi-core processor equipment |
| CN102480430A (en) * | 2010-11-24 | 2012-05-30 | 迈普通信技术股份有限公司 | Method and device for realizing message order preservation |
| CN102055649B (en) * | 2009-10-29 | 2012-11-21 | 成都市华为赛门铁克科技有限公司 | Method, device and system for treating messages of multi-core system |
| CN103166873A (en) * | 2011-12-12 | 2013-06-19 | 中兴通讯股份有限公司 | Inter-core communication method and core processor |
| CN104821924A (en) * | 2014-01-30 | 2015-08-05 | 西门子公司 | Network data packet processing method and apparatus, and network processing device |
| CN105938466A (en) * | 2015-03-04 | 2016-09-14 | 吉林克斯公司 | Circuits and methods for inter-processor communication |
| CN106371937A (en) * | 2016-08-31 | 2017-02-01 | 迈普通信技术股份有限公司 | Inter-core communication method and device for multi-core system |
| CN106713185A (en) * | 2016-12-06 | 2017-05-24 | 瑞斯康达科技发展股份有限公司 | Load balancing method and apparatus of multi-core CPU |
| CN107454016A (en) * | 2017-09-29 | 2017-12-08 | 湖南恒茂高科股份有限公司 | Message process device and method |
| CN107590100A (en) * | 2017-09-06 | 2018-01-16 | 北京航天发射技术研究所 | A kind of internuclear data interactive method of polycaryon processor |
| CN109656705A (en) * | 2018-12-21 | 2019-04-19 | 北京天融信网络安全技术有限公司 | A kind of method and apparatus of data processing |
| CN110119304A (en) * | 2018-02-07 | 2019-08-13 | 华为技术有限公司 | A kind of interruption processing method, device and server |
| CN111083075A (en) * | 2019-12-20 | 2020-04-28 | 盛科网络（苏州）有限公司 | Method for processing message by multi-core SoC and SoC applying same |
| CN114168315A (en) * | 2021-11-04 | 2022-03-11 | 锐捷网络股份有限公司 | Multi-core-based message processing method and device, electronic equipment and storage medium |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6131113A (en) * | 1998-02-24 | 2000-10-10 | International Business Machines Corporation | Managing a shared resource in a multi-processor system |
| JP3706008B2 (en) * | 2000-08-01 | 2005-10-12 | 富士通株式会社 | Inter-processor data communication apparatus, inter-processor data communication method, and data processing apparatus |
| US7035908B1 (en) * | 2001-07-26 | 2006-04-25 | Lsi Logic Corporation | Method for multiprocessor communication within a shared memory architecture |
| CN100458757C (en) * | 2005-07-28 | 2009-02-04 | 大唐移动通信设备有限公司 | Inter core communication method and apparatus for multi-core processor in embedded real-time operating system |
-
2007
- 2007-02-13 CN CNB200710063853XA patent/CN100451975C/en not_active Expired - Fee Related
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101442513B (en) * | 2007-11-20 | 2012-05-23 | 杭州华三通信技术有限公司 | Method for realizing multiple service processing functions and multi-core processor equipment |
| US8417848B2 (en) | 2007-11-20 | 2013-04-09 | Hangzhou H3C Technologies Co., Ltd. | Method and apparatus for implementing multiple service processing functions |
| WO2009065313A1 (en) * | 2007-11-20 | 2009-05-28 | Hangzhou H3C Technologies Co., Ltd. | Method and multi-core processor equipment for realizing multiple service process functions |
| CN102055649B (en) * | 2009-10-29 | 2012-11-21 | 成都市华为赛门铁克科技有限公司 | Method, device and system for treating messages of multi-core system |
| CN102480430B (en) * | 2010-11-24 | 2014-07-09 | 迈普通信技术股份有限公司 | Method and device for realizing message order preservation |
| CN102480430A (en) * | 2010-11-24 | 2012-05-30 | 迈普通信技术股份有限公司 | Method and device for realizing message order preservation |
| CN102185770A (en) * | 2011-05-05 | 2011-09-14 | 汉柏科技有限公司 | Multi-core-architecture-based batch message transmitting and receiving method |
| CN103166873A (en) * | 2011-12-12 | 2013-06-19 | 中兴通讯股份有限公司 | Inter-core communication method and core processor |
| WO2013086847A1 (en) * | 2011-12-12 | 2013-06-20 | 中兴通讯股份有限公司 | Inter-core communications method and core processor |
| CN104821924A (en) * | 2014-01-30 | 2015-08-05 | 西门子公司 | Network data packet processing method and apparatus, and network processing device |
| CN104821924B (en) * | 2014-01-30 | 2018-11-27 | 西门子公司 | A kind of processing method of network data packets, device and network processing device |
| CN105938466A (en) * | 2015-03-04 | 2016-09-14 | 吉林克斯公司 | Circuits and methods for inter-processor communication |
| CN105938466B (en) * | 2015-03-04 | 2021-01-26 | 吉林克斯公司 | Circuit and method for inter-processor communication |
| CN106371937A (en) * | 2016-08-31 | 2017-02-01 | 迈普通信技术股份有限公司 | Inter-core communication method and device for multi-core system |
| CN106713185A (en) * | 2016-12-06 | 2017-05-24 | 瑞斯康达科技发展股份有限公司 | Load balancing method and apparatus of multi-core CPU |
| CN106713185B (en) * | 2016-12-06 | 2019-09-13 | 瑞斯康达科技发展股份有限公司 | A kind of load-balancing method and device of multi-core CPU |
| CN107590100A (en) * | 2017-09-06 | 2018-01-16 | 北京航天发射技术研究所 | A kind of internuclear data interactive method of polycaryon processor |
| CN107590100B (en) * | 2017-09-06 | 2020-06-19 | 北京航天发射技术研究所 | A method for inter-core data interaction of multi-core processor |
| CN107454016A (en) * | 2017-09-29 | 2017-12-08 | 湖南恒茂高科股份有限公司 | Message process device and method |
| CN110119304A (en) * | 2018-02-07 | 2019-08-13 | 华为技术有限公司 | A kind of interruption processing method, device and server |
| WO2019153702A1 (en) * | 2018-02-07 | 2019-08-15 | 华为技术有限公司 | Interrupt processing method, apparatus and server |
| CN110119304B (en) * | 2018-02-07 | 2021-08-31 | 华为技术有限公司 | Interrupt processing method and device and server |
| CN109656705A (en) * | 2018-12-21 | 2019-04-19 | 北京天融信网络安全技术有限公司 | A kind of method and apparatus of data processing |
| CN111083075A (en) * | 2019-12-20 | 2020-04-28 | 盛科网络（苏州）有限公司 | Method for processing message by multi-core SoC and SoC applying same |
| CN111083075B (en) * | 2019-12-20 | 2022-01-11 | 苏州盛科通信股份有限公司 | Method for processing message by multi-core SoC and SoC applying same |
| CN114168315A (en) * | 2021-11-04 | 2022-03-11 | 锐捷网络股份有限公司 | Multi-core-based message processing method and device, electronic equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100451975C (en) | 2009-01-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100451975C (en) | System and method for implementing packet combined treatment by multi-core CPU | |
| US8102763B2 (en) | Method, system and node for backpressure in multistage switching network | |
| US6032205A (en) | Crossbar switch system for always transferring normal messages and selectively transferring broadcast messages from input buffer to output buffer when it has sufficient space respectively | |
| JP3549081B2 (en) | Task execution control method with priority and data processing device | |
| EP0852357B1 (en) | Method for handling interrupts in a high speed I/O controller | |
| US7924708B2 (en) | Method and apparatus for flow control initialization | |
| US6615282B1 (en) | Adaptive messaging | |
| US20030177293A1 (en) | Dynamic memory allocation between inbound and outbound buffers in a protocol handler | |
| US7266083B2 (en) | Method and apparatus for implementing queue pair connection protection over infiniband | |
| US20080259822A1 (en) | Dynamic packet training | |
| JP3807614B2 (en) | Packet order control method in multilink communication system | |
| CN112769905B (en) | NUMA (non uniform memory access) architecture based high-performance network card performance optimization method under Feiteng platform | |
| US20050286513A1 (en) | Software assisted RDMA | |
| CN108924008A (en) | A kind of dual controller data communications method, device, equipment and readable storage medium storing program for executing | |
| US20060285555A1 (en) | Microprocessor, network system and communication method | |
| US7564860B2 (en) | Apparatus and method for workflow-based routing in a distributed architecture router | |
| EP0871307A2 (en) | Apparatus for flexible control of interrupts in multiprocessor systems | |
| TW200415474A (en) | Method and apparatus for intermediate buffer segmentation and reassembly | |
| WO2008013209A1 (en) | Cpu connection circuit, data processing device, operation device, and mobile communication terminal and data transfer method using them | |
| CN102117261B (en) | Communication method between inner processors of chip | |
| US7853713B2 (en) | Communication interface device and communication method | |
| KR20020025209A (en) | Variable access fairness in a fibre channel arbitrated loop | |
| JPH07283817A (en) | ATM-LAN node flow control method | |
| JP5587530B2 (en) | Engine / processor linkage system and linkage method | |
| JP4373887B2 (en) | Packet processing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: NEW H3C TECHNOLOGIES Co.,Ltd. Address before: 310053 Hangzhou science and Technology Industrial Park, high tech Industrial Development Zone, Zhejiang, HUAWEI,, Hangzhou, No. six Patentee before: HANGZHOU H3C TECHNOLOGIES Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230609 Address after: 310052 11th Floor, 466 Changhe Road, Binjiang District, Hangzhou City, Zhejiang Province Patentee after: H3C INFORMATION TECHNOLOGY Co.,Ltd. Address before: 310052 Changhe Road, Binjiang District, Hangzhou, Zhejiang Province, No. 466 Patentee before: NEW H3C TECHNOLOGIES Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090114 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |