[go: up one dir, main page]

JPS5756953A - Transistor - Google Patents

Transistor

Info

Publication number
JPS5756953A
JPS5756953A JP56124870A JP12487081A JPS5756953A JP S5756953 A JPS5756953 A JP S5756953A JP 56124870 A JP56124870 A JP 56124870A JP 12487081 A JP12487081 A JP 12487081A JP S5756953 A JPS5756953 A JP S5756953A
Authority
JP
Japan
Prior art keywords
substrate
fet
layer
heat dissipation
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56124870A
Other languages
Japanese (ja)
Other versions
JPS6129155B2 (en
Inventor
Shinzo Anazawa
Seiichi Ueno
Isamu Nagameguri
Tadashi Nawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56124870A priority Critical patent/JPS5756953A/en
Publication of JPS5756953A publication Critical patent/JPS5756953A/en
Publication of JPS6129155B2 publication Critical patent/JPS6129155B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48237Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

PURPOSE:To improve the heat dissipation of an ultrahigh frequency FET and to reduce the disorder of a characteristic impedance of the FET by forming a common conductor layer connected through a penetrating hole at the front and the rear surfaces of a dielectric substrate, and carrying an element on the conductor layer on the surface of the substrate. CONSTITUTION:An FET element 3 made, for example, of GaAs in secured on a metallic layer 2' formed on the surface of, for example, a beryllia ceramic substrate 1, and a source electode is connected to a metallic layer 2'. the layer 2' is connected through the hole 5 formed at the substrate 1 to the ground electrode 2 on the rear surface, a lead 10 is formed on the metalic layers 2'', 2''' on the surface, the gate electrode and drain electrode of the element 3 are connected, and a strip line device can be formed. In this manner, the static capacity between the electrodes and the reactance component between the source and the ground can be reduced, the heat dissipation can be improved, thereby stabilizing the operation of the ultrahigh frequency range.
JP56124870A 1981-08-10 1981-08-10 Transistor Granted JPS5756953A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56124870A JPS5756953A (en) 1981-08-10 1981-08-10 Transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56124870A JPS5756953A (en) 1981-08-10 1981-08-10 Transistor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP48105715A Division JPS5910075B2 (en) 1973-09-19 1973-09-19 field effect transistor

Publications (2)

Publication Number Publication Date
JPS5756953A true JPS5756953A (en) 1982-04-05
JPS6129155B2 JPS6129155B2 (en) 1986-07-04

Family

ID=14896131

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56124870A Granted JPS5756953A (en) 1981-08-10 1981-08-10 Transistor

Country Status (1)

Country Link
JP (1) JPS5756953A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62108577A (en) * 1985-11-06 1987-05-19 Nec Corp High-frequency grounding and self-biassing method of fet for high frequency
EP0235503A2 (en) * 1986-02-24 1987-09-09 Hewlett-Packard Company hermetic high frequency surface mount microelectronic package
US4839717A (en) * 1986-12-19 1989-06-13 Fairchild Semiconductor Corporation Ceramic package for high frequency semiconductor devices
FR2629271A1 (en) * 1988-03-25 1989-09-29 Thomson Hybrides Microondes DEVICE FOR INTERCONNECTING AND PROTECTING A BULK MICROFREQUENCY COMPONENT BLEACH
EP0561914A1 (en) * 1990-11-19 1993-09-29 The Carborundum Company Microelectronics package

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62108577A (en) * 1985-11-06 1987-05-19 Nec Corp High-frequency grounding and self-biassing method of fet for high frequency
EP0235503A2 (en) * 1986-02-24 1987-09-09 Hewlett-Packard Company hermetic high frequency surface mount microelectronic package
US4839717A (en) * 1986-12-19 1989-06-13 Fairchild Semiconductor Corporation Ceramic package for high frequency semiconductor devices
FR2629271A1 (en) * 1988-03-25 1989-09-29 Thomson Hybrides Microondes DEVICE FOR INTERCONNECTING AND PROTECTING A BULK MICROFREQUENCY COMPONENT BLEACH
US4996588A (en) * 1988-03-25 1991-02-26 Thomson Hybrides Et Microondes Device for interconnection and protection of a bare microwave component chip
EP0561914A1 (en) * 1990-11-19 1993-09-29 The Carborundum Company Microelectronics package
EP0561914A4 (en) * 1990-11-19 1994-02-09 The Carborundum Company
US5324570A (en) * 1990-11-19 1994-06-28 The Carborundum Company Microelectronics package

Also Published As

Publication number Publication date
JPS6129155B2 (en) 1986-07-04

Similar Documents

Publication Publication Date Title
GB1547463A (en) Microwave field effect transistor
US4843440A (en) Microwave field effect transistor
JPS56125868A (en) Thin-film semiconductor device
JPS5756953A (en) Transistor
JPS57104265A (en) Semiconductor device
CA1200017A (en) Microwave field effect transistor
JPS5726472A (en) Semiconductor device
JPS5519881A (en) Fieldeffect transistor
FR2322461A1 (en) THIN FILM TRANSISTOR
JPS57176777A (en) Semiconductor device and manufacture thereof
JPS5784180A (en) Semiconductor device
JPS57114287A (en) Semiconductor device
JPS62252175A (en) Semiconductor device
JPS6228593B2 (en)
JPS55149503A (en) Adjusting method for monolithic integrated electric power amplifier
JPS57188878A (en) Semiconductor device
JPS56100480A (en) Electric field effect transistor
JPS57211783A (en) Compound semiconductor device
JPS5287990A (en) Semiconductor device
GB1302987A (en)
JPS5736863A (en) Manufacture of semiconductor device
JPS55151370A (en) Field effect transistor and fabricating method of the same
JPS5672508A (en) Microwave transistor circuit device
JPS575366A (en) Semiconductor device and manufacture thereof
GB1238557A (en)