JPS5447447A - Loading system for microprogram - Google Patents
Loading system for microprogramInfo
- Publication number
- JPS5447447A JPS5447447A JP11267977A JP11267977A JPS5447447A JP S5447447 A JPS5447447 A JP S5447447A JP 11267977 A JP11267977 A JP 11267977A JP 11267977 A JP11267977 A JP 11267977A JP S5447447 A JPS5447447 A JP S5447447A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- ram8
- cpu5
- order
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To improve the program maintenance performance by loading the program to RAM, and thus to obtain a low-cost computer system.
CONSTITUTION: External system 1 transmits system reset signal 3 to subsystem 2, and thus CPU5 is reset to the initial state. When signal 3 is turned OFF, CPU5 reads the order of the counter address under the initial state. Thus, reading signal MEMR 21 is delivered through system controller 6 to read out the order and the data to RAM but inhibited to be delivered to RAM8 via NAND gate 18. As a result, signal 21 is delivered to I09 via NOR gate 16. Accordingly, I09 gives a data request to system 1 through interface 4 and transmits the data against the request to CPU5. And CPU5 operates as if the data were read from RAM8 and then repeats this action to carry out the program. In case the order read in is the writing order to RAM8, the contents of DATABUSS10 are written into the address of RAM8 indicated by BUSS11 bia MEMW signal 22
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11267977A JPS5447447A (en) | 1977-09-21 | 1977-09-21 | Loading system for microprogram |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11267977A JPS5447447A (en) | 1977-09-21 | 1977-09-21 | Loading system for microprogram |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5447447A true JPS5447447A (en) | 1979-04-14 |
Family
ID=14592752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11267977A Pending JPS5447447A (en) | 1977-09-21 | 1977-09-21 | Loading system for microprogram |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5447447A (en) |
-
1977
- 1977-09-21 JP JP11267977A patent/JPS5447447A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54114136A (en) | Microprogram loading system | |
JPS55157053A (en) | Disc cash write-in control system | |
JPS5447447A (en) | Loading system for microprogram | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS5523504A (en) | Message communication system in multi-processor | |
JPS5520546A (en) | Peripheral unit controller | |
JPS5452936A (en) | Memroy processor | |
JPS5474644A (en) | Control system of microprogram | |
JPS55124847A (en) | Data processor | |
JPS5690358A (en) | Computer having programmable read-only memory | |
JPS55154650A (en) | Disc cash control system | |
JPS5582358A (en) | Error collection system of central processing unit | |
JPS5621215A (en) | Loading system | |
JPS5563455A (en) | Memory system | |
JPS5489455A (en) | Control system | |
JPS55157056A (en) | Disc cash control system | |
JPS53136436A (en) | Screen-split controller | |
JPS5510673A (en) | Microprogram control data processor | |
JPS54146547A (en) | Microprogram loading device | |
JPS54141536A (en) | Information processing system | |
JPS5346234A (en) | Memory capacity detecting system for main memory unit | |
JPS51142939A (en) | Data processor | |
JPS5660953A (en) | Control storage device | |
JPS5549739A (en) | Picture signal processing unit | |
JPS5563440A (en) | Information processor |