JP2019153753A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2019153753A JP2019153753A JP2018039939A JP2018039939A JP2019153753A JP 2019153753 A JP2019153753 A JP 2019153753A JP 2018039939 A JP2018039939 A JP 2018039939A JP 2018039939 A JP2018039939 A JP 2018039939A JP 2019153753 A JP2019153753 A JP 2019153753A
- Authority
- JP
- Japan
- Prior art keywords
- solder
- semiconductor element
- semiconductor device
- radiator plate
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 108
- 229910000679 solder Inorganic materials 0.000 claims abstract description 95
- 230000005484 gravity Effects 0.000 claims abstract description 12
- 238000005476 soldering Methods 0.000 abstract description 6
- 230000008859 change Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 abstract description 2
- 239000004020 conductor Substances 0.000 description 41
- 125000006850 spacer group Chemical group 0.000 description 35
- 238000007789 sealing Methods 0.000 description 18
- 238000010521 absorption reaction Methods 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- 238000001179 sorption measurement Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000005304 joining Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000003892 spreading Methods 0.000 description 4
- 230000007480 spreading Effects 0.000 description 4
- 238000003466 welding Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000001816 cooling Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000446 fuel Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Die Bonding (AREA)
Abstract
Description
12:封止体
14:P端子
15:N端子
16:O端子
18、19:信号端子
20、40:半導体素子
22、42:上側放熱板
23、25、27、43、45、47、50:はんだ層
24、44:導体スペーサ
26、46:下側放熱板
42c:第2上側放熱板の継手部
42g:第2上側放熱板の重心
F1、F2:はんだの表面張力に起因する吸着力
S1:第1はんだ接合エリア
S2:第2はんだ接合エリア
Claims (1)
- 第1部材と、
前記第1部材に、第1はんだ層を介して接合された第2部材と、
前記第1部材に、第2はんだ層を介して接合された第3部材と、
を備え、
前記第1部材の前記第1はんだ層に接触する範囲を第1はんだ接合エリアとし、前記第1部材の前記第2はんだ層に接触する範囲を第2はんだ接合エリアとしたときに、
前記第1部材の重心は、平面視において、前記第1はんだ接合エリアと前記第2はんだ接合エリアとを結ぶ範囲内に位置する、
半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018039939A JP7147186B2 (ja) | 2018-03-06 | 2018-03-06 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018039939A JP7147186B2 (ja) | 2018-03-06 | 2018-03-06 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019153753A true JP2019153753A (ja) | 2019-09-12 |
JP7147186B2 JP7147186B2 (ja) | 2022-10-05 |
Family
ID=67947011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018039939A Active JP7147186B2 (ja) | 2018-03-06 | 2018-03-06 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP7147186B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020145319A (ja) * | 2019-03-06 | 2020-09-10 | 株式会社デンソー | 半導体装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011003636A (ja) * | 2009-06-17 | 2011-01-06 | Toyota Motor Corp | 半導体装置 |
JP2014082384A (ja) * | 2012-10-17 | 2014-05-08 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
JP2016152344A (ja) * | 2015-02-18 | 2016-08-22 | トヨタ自動車株式会社 | 半導体装置 |
JP2017092399A (ja) * | 2015-11-16 | 2017-05-25 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
JP2017159335A (ja) * | 2016-03-10 | 2017-09-14 | 株式会社デンソー | 半導体装置及びその製造方法 |
-
2018
- 2018-03-06 JP JP2018039939A patent/JP7147186B2/ja active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011003636A (ja) * | 2009-06-17 | 2011-01-06 | Toyota Motor Corp | 半導体装置 |
JP2014082384A (ja) * | 2012-10-17 | 2014-05-08 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
JP2016152344A (ja) * | 2015-02-18 | 2016-08-22 | トヨタ自動車株式会社 | 半導体装置 |
JP2017092399A (ja) * | 2015-11-16 | 2017-05-25 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
JP2017159335A (ja) * | 2016-03-10 | 2017-09-14 | 株式会社デンソー | 半導体装置及びその製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020145319A (ja) * | 2019-03-06 | 2020-09-10 | 株式会社デンソー | 半導体装置 |
WO2020179239A1 (ja) * | 2019-03-06 | 2020-09-10 | 株式会社デンソー | 半導体装置 |
JP7120083B2 (ja) | 2019-03-06 | 2022-08-17 | 株式会社デンソー | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JP7147186B2 (ja) | 2022-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10763240B2 (en) | Semiconductor device comprising signal terminals extending from encapsulant | |
JP7183594B2 (ja) | 半導体装置 | |
JP6988345B2 (ja) | 半導体装置 | |
CN110047807A (zh) | 半导体装置 | |
JP2019140250A (ja) | 半導体装置 | |
JP2019186403A (ja) | 半導体装置 | |
JP2017028105A (ja) | 半導体装置 | |
JP7147186B2 (ja) | 半導体装置 | |
US20190221494A1 (en) | Semiconductor device | |
JP2021141221A (ja) | 半導体モジュール | |
JP7118205B1 (ja) | 半導体装置及びそれを用いた半導体モジュール | |
JP7106891B2 (ja) | 半導体装置 | |
JP7118204B1 (ja) | 半導体装置 | |
JP2019067950A (ja) | 半導体装置の製造方法 | |
CN110943062B (zh) | 半导体装置 | |
US10847448B2 (en) | Semiconductor device and method of manufacturing the same | |
US20200266130A1 (en) | Semiconductor device | |
JP7069848B2 (ja) | 半導体装置 | |
JP7159609B2 (ja) | 半導体装置 | |
JP2019153751A (ja) | 半導体装置 | |
JP7147187B2 (ja) | 半導体装置 | |
JP2020096085A (ja) | 半導体装置 | |
WO2020144907A1 (ja) | 半導体装置 | |
JP2019149479A (ja) | 半導体装置 | |
WO2020025994A1 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200401 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210226 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220114 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220125 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220322 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220823 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220905 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 7147186 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |