[go: up one dir, main page]

DE68926256D1 - Komplementäre Halbleiteranordnung - Google Patents

Komplementäre Halbleiteranordnung

Info

Publication number
DE68926256D1
DE68926256D1 DE68926256T DE68926256T DE68926256D1 DE 68926256 D1 DE68926256 D1 DE 68926256D1 DE 68926256 T DE68926256 T DE 68926256T DE 68926256 T DE68926256 T DE 68926256T DE 68926256 D1 DE68926256 D1 DE 68926256D1
Authority
DE
Germany
Prior art keywords
semiconductor device
complementary semiconductor
complementary
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68926256T
Other languages
English (en)
Other versions
DE68926256T2 (de
Inventor
Yuji Awano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP63000742A external-priority patent/JP2668373B2/ja
Priority claimed from JP63188908A external-priority patent/JP2611358B2/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE68926256D1 publication Critical patent/DE68926256D1/de
Application granted granted Critical
Publication of DE68926256T2 publication Critical patent/DE68926256T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/822Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/473High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/751Insulated-gate field-effect transistors [IGFET] having composition variations in the channel regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/80FETs having rectifying junction gate electrodes
    • H10D30/801FETs having heterojunction gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167Manufacturing their channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
DE68926256T 1988-01-07 1989-01-05 Komplementäre Halbleiteranordnung Expired - Fee Related DE68926256T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63000742A JP2668373B2 (ja) 1988-01-07 1988-01-07 相補型半導体装置
JP63188908A JP2611358B2 (ja) 1988-07-28 1988-07-28 半導体装置

Publications (2)

Publication Number Publication Date
DE68926256D1 true DE68926256D1 (de) 1996-05-23
DE68926256T2 DE68926256T2 (de) 1996-09-19

Family

ID=26333790

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68926256T Expired - Fee Related DE68926256T2 (de) 1988-01-07 1989-01-05 Komplementäre Halbleiteranordnung

Country Status (3)

Country Link
US (1) US4994866A (de)
EP (1) EP0323896B1 (de)
DE (1) DE68926256T2 (de)

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0380077A3 (de) * 1989-01-25 1990-09-12 Hitachi, Ltd. Transistor, versehen mit einer gedehnten Schicht aus Germanium
US5241197A (en) * 1989-01-25 1993-08-31 Hitachi, Ltd. Transistor provided with strained germanium layer
US5019882A (en) * 1989-05-15 1991-05-28 International Business Machines Corporation Germanium channel silicon MOSFET
US5227644A (en) * 1989-07-06 1993-07-13 Nec Corporation Heterojunction field effect transistor with improve carrier density and mobility
US5272365A (en) * 1990-03-29 1993-12-21 Kabushiki Kaisha Toshiba Silicon transistor device with silicon-germanium electron gas hetero structure channel
US5155571A (en) * 1990-08-06 1992-10-13 The Regents Of The University Of California Complementary field effect transistors having strained superlattice structure
DE69128876T2 (de) * 1990-11-30 1998-08-06 Sharp Kk Dünnfilm-Halbleitervorrichtung
US6004137A (en) * 1991-01-10 1999-12-21 International Business Machines Corporation Method of making graded channel effect transistor
JPH0691249B2 (ja) * 1991-01-10 1994-11-14 インターナショナル・ビジネス・マシーンズ・コーポレイション 変調ドープ形misfet及びその製造方法
US5247212A (en) * 1991-01-31 1993-09-21 Thunderbird Technologies, Inc. Complementary logic input parallel (clip) logic circuit family
US5442205A (en) * 1991-04-24 1995-08-15 At&T Corp. Semiconductor heterostructure devices with strained semiconductor layers
US5331410A (en) * 1991-04-26 1994-07-19 Sumitomo Electric Industries, Ltd. Field effect transistor having a sandwiched channel layer
JP3135939B2 (ja) * 1991-06-20 2001-02-19 富士通株式会社 Hemt型半導体装置
FR2694132B1 (fr) * 1992-07-21 1994-10-14 Picogiga Sa Transistor à effet de champ à canal p à puits quantique, et circuit intégré à transistors complémentaires.
FR2686455A1 (fr) * 1992-01-22 1993-07-23 Picogiga Sa Transistor a effet de champ a canal p a heterojonction, et circuit integre a transistors complementaires.
WO1993015523A1 (fr) * 1992-01-22 1993-08-05 Picogiga Sa Transistor a effet de champ a canal p a puits quantique, et circuit integre a transistors complementaires
US5192698A (en) * 1992-03-17 1993-03-09 The United State Of America As Represented By The Secretary Of The Air Force Making staggered complementary heterostructure FET
US5591653A (en) * 1992-03-30 1997-01-07 Sony Corporation Method of manufacturing Si-Ge thin film transistor
JP3144032B2 (ja) * 1992-03-30 2001-03-07 ソニー株式会社 薄膜トランジスタ及びその製造方法
US5268324A (en) * 1992-05-27 1993-12-07 International Business Machines Corporation Modified silicon CMOS process having selectively deposited Si/SiGe FETS
US5354700A (en) * 1993-07-26 1994-10-11 United Microelectronics Corporation Method of manufacturing super channel TFT structure
US5500391A (en) * 1994-08-09 1996-03-19 At&T Corp. Method for making a semiconductor device including diffusion control
US5561302A (en) * 1994-09-26 1996-10-01 Motorola, Inc. Enhanced mobility MOSFET device and method
JP3487989B2 (ja) * 1995-10-31 2004-01-19 富士通株式会社 半導体装置
KR970077745A (ko) * 1996-05-28 1997-12-12 장진 염소가 함유된 비정질 실리콘/비정질 실리콘 다층을 활성층으로 이용한 박막 트랜지스터의 구조 및 제조 방법
US5849621A (en) * 1996-06-19 1998-12-15 Advanced Micro Devices, Inc. Method and structure for isolating semiconductor devices after transistor formation
US6399970B2 (en) * 1996-09-17 2002-06-04 Matsushita Electric Industrial Co., Ltd. FET having a Si/SiGeC heterojunction channel
US5891769A (en) * 1997-04-07 1999-04-06 Motorola, Inc. Method for forming a semiconductor device having a heteroepitaxial layer
DE19720008A1 (de) * 1997-05-13 1998-11-19 Siemens Ag Integrierte CMOS-Schaltungsanordnung und Verfahren zu deren Herstellung
US5863824A (en) * 1997-12-18 1999-01-26 Advanced Micro Devices Method of forming semiconductor devices using gate electrode length and spacer width for controlling drivecurrent strength
US6350993B1 (en) 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
CN1331240C (zh) * 1999-03-12 2007-08-08 国际商业机器公司 异质结构的锗沟道场效应器件及其制作方法
EP1672700A2 (de) * 1999-11-15 2006-06-21 Matsushita Electric Industrial Co., Ltd. Feldeffekt-Halbleiterbauelement
DE10025264A1 (de) * 2000-05-22 2001-11-29 Max Planck Gesellschaft Feldeffekt-Transistor auf der Basis von eingebetteten Clusterstrukturen und Verfahren zu seiner Herstellung
WO2001093338A1 (en) * 2000-05-26 2001-12-06 Amberwave Systems Corporation Buried channel strained silicon fet using an ion implanted doped layer
US6461945B1 (en) 2000-06-22 2002-10-08 Advanced Micro Devices, Inc. Solid phase epitaxy process for manufacturing transistors having silicon/germanium channel regions
US6743680B1 (en) * 2000-06-22 2004-06-01 Advanced Micro Devices, Inc. Process for manufacturing transistors having silicon/germanium channel regions
US6521502B1 (en) 2000-08-07 2003-02-18 Advanced Micro Devices, Inc. Solid phase epitaxy activation process for source/drain junction extensions and halo regions
US20020100942A1 (en) * 2000-12-04 2002-08-01 Fitzgerald Eugene A. CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6649480B2 (en) 2000-12-04 2003-11-18 Amberwave Systems Corporation Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6475869B1 (en) 2001-02-26 2002-11-05 Advanced Micro Devices, Inc. Method of forming a double gate transistor having an epitaxial silicon/germanium channel region
US6703688B1 (en) * 2001-03-02 2004-03-09 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6830976B2 (en) * 2001-03-02 2004-12-14 Amberwave Systems Corproation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6709935B1 (en) 2001-03-26 2004-03-23 Advanced Micro Devices, Inc. Method of locally forming a silicon/geranium channel layer
WO2003015138A2 (en) * 2001-08-09 2003-02-20 Amberwave Systems Corporation Optimized buried-channel fets based on sige heterostructures
US6583000B1 (en) * 2002-02-07 2003-06-24 Sharp Laboratories Of America, Inc. Process integration of Si1-xGex CMOS with Si1-xGex relaxation after STI formation
US6713819B1 (en) * 2002-04-08 2004-03-30 Advanced Micro Devices, Inc. SOI MOSFET having amorphized source drain and method of fabrication
US6605514B1 (en) 2002-07-31 2003-08-12 Advanced Micro Devices, Inc. Planar finFET patterning using amorphous carbon
JP3506694B1 (ja) * 2002-09-02 2004-03-15 沖電気工業株式会社 Mosfetデバイス及びその製造方法
US7023018B2 (en) * 2004-04-06 2006-04-04 Texas Instruments Incorporated SiGe transistor with strained layers
US7338834B2 (en) * 2006-03-17 2008-03-04 Acorn Technologies, Inc. Strained silicon with elastic edge relaxation
US8471244B2 (en) * 2006-12-05 2013-06-25 Atmel Corporation Method and system for providing a metal oxide semiconductor device having a drift enhanced channel
US8288756B2 (en) * 2007-11-30 2012-10-16 Advanced Micro Devices, Inc. Hetero-structured, inverted-T field effect transistor
US8454653B2 (en) * 2008-02-20 2013-06-04 Covidien Lp Compound barb medical device and method
JP2009206123A (ja) * 2008-02-26 2009-09-10 Sanken Electric Co Ltd Hfetおよびその製造方法
US8017489B2 (en) * 2008-03-13 2011-09-13 International Business Machines Corporation Field effect structure including carbon alloyed channel region and source/drain region not carbon alloyed
US7700416B1 (en) 2008-04-25 2010-04-20 Acorn Technologies, Inc. Tensile strained semiconductor on insulator using elastic edge relaxation and a sacrificial stressor layer
US7851325B1 (en) 2008-09-12 2010-12-14 Acorn Technologies, Inc. Strained semiconductor using elastic edge relaxation, a buried stressor layer and a sacrificial stressor layer
KR101608887B1 (ko) * 2009-04-17 2016-04-05 삼성전자주식회사 인버터와 그 제조방법 및 인버터를 포함하는 논리회로
US8361867B2 (en) 2010-03-19 2013-01-29 Acorn Technologies, Inc. Biaxial strained field effect transistor devices
US9059201B2 (en) 2010-04-28 2015-06-16 Acorn Technologies, Inc. Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation
US8361868B2 (en) 2010-04-28 2013-01-29 Acorn Technologies, Inc. Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation
US9601692B1 (en) 2010-07-13 2017-03-21 Crossbar, Inc. Hetero-switching layer in a RRAM device and method
US8946046B1 (en) 2012-05-02 2015-02-03 Crossbar, Inc. Guided path for forming a conductive filament in RRAM
US9570678B1 (en) 2010-06-08 2017-02-14 Crossbar, Inc. Resistive RAM with preferental filament formation region and methods
US8884261B2 (en) 2010-08-23 2014-11-11 Crossbar, Inc. Device switching using layered device structure
US8569172B1 (en) 2012-08-14 2013-10-29 Crossbar, Inc. Noble metal/non-noble metal electrode for RRAM applications
US9406798B2 (en) 2010-08-27 2016-08-02 Acorn Technologies, Inc. Strained semiconductor using elastic edge relaxation of a stressor combined with buried insulating layer
US8395213B2 (en) 2010-08-27 2013-03-12 Acorn Technologies, Inc. Strained semiconductor using elastic edge relaxation of a stressor combined with buried insulating layer
US10833194B2 (en) 2010-08-27 2020-11-10 Acorn Semi, Llc SOI wafers and devices with buried stressor
USRE46335E1 (en) 2010-11-04 2017-03-07 Crossbar, Inc. Switching device having a non-linear element
US8502185B2 (en) 2011-05-31 2013-08-06 Crossbar, Inc. Switching device having a non-linear element
US9620206B2 (en) 2011-05-31 2017-04-11 Crossbar, Inc. Memory array architecture with two-terminal memory cells
US8619459B1 (en) 2011-06-23 2013-12-31 Crossbar, Inc. High operating speed resistive random access memory
US9166163B2 (en) 2011-06-30 2015-10-20 Crossbar, Inc. Sub-oxide interface layer for two-terminal memory
US9564587B1 (en) 2011-06-30 2017-02-07 Crossbar, Inc. Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects
US8946669B1 (en) 2012-04-05 2015-02-03 Crossbar, Inc. Resistive memory device and fabrication methods
US9627443B2 (en) 2011-06-30 2017-04-18 Crossbar, Inc. Three-dimensional oblique two-terminal memory with enhanced electric field
US9685608B2 (en) 2012-04-13 2017-06-20 Crossbar, Inc. Reduced diffusion in metal electrode for two-terminal memory
US8658476B1 (en) 2012-04-20 2014-02-25 Crossbar, Inc. Low temperature P+ polycrystalline silicon material for non-volatile memory device
US10096653B2 (en) 2012-08-14 2018-10-09 Crossbar, Inc. Monolithically integrated resistive memory using integrated-circuit foundry compatible processes
US9583701B1 (en) 2012-08-14 2017-02-28 Crossbar, Inc. Methods for fabricating resistive memory device switching material using ion implantation
US9576616B2 (en) 2012-10-10 2017-02-21 Crossbar, Inc. Non-volatile memory with overwrite capability and low write amplification
US10290801B2 (en) 2014-02-07 2019-05-14 Crossbar, Inc. Scalable silicon based resistive memory device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH580358A5 (de) * 1974-09-20 1976-09-30 Centre Electron Horloger
JPS58188165A (ja) * 1982-04-28 1983-11-02 Nec Corp 半導体装置
JPH0719888B2 (ja) * 1985-04-05 1995-03-06 セイコーエプソン株式会社 電界効果型トランジスタ及びその製造方法
US4729000A (en) * 1985-06-21 1988-03-01 Honeywell Inc. Low power AlGaAs/GaAs complementary FETs incorporating InGaAs n-channel gates
DE3542482A1 (de) * 1985-11-30 1987-06-04 Licentia Gmbh Modulationsdotierter feldeffekttransistor

Also Published As

Publication number Publication date
US4994866A (en) 1991-02-19
EP0323896A2 (de) 1989-07-12
EP0323896A3 (de) 1992-04-08
EP0323896B1 (de) 1996-04-17
DE68926256T2 (de) 1996-09-19

Similar Documents

Publication Publication Date Title
DE68926256D1 (de) Komplementäre Halbleiteranordnung
KR900011017A (ko) 반도체장치
KR900007100A (ko) 반도체장치
DE68927295D1 (de) Kunstharzversiegeltes halbleiterbauelement
DE68925374D1 (de) Halbleiterherstellungsvorrichtung
DE68917848D1 (de) Halbleiteranordnung.
DE68921421D1 (de) Halbleitervorrichtung.
KR900007108A (ko) 압접형 반도체장치
DK307689A (da) Protetik indretning
KR900008703A (ko) 반도체 장치
DE68928312D1 (de) Leistungshalbleitervorrichtung
KR900001037A (ko) 반도체 장치
DE68928176D1 (de) Leistungshalbleitervorrichtung
DE69033794D1 (de) Halbleiteranordnung
DE68917971D1 (de) Halbleitervorrichtung.
KR880701017A (ko) 반도체 장치
DE69031609D1 (de) Halbleiteranordnung
DE68928760D1 (de) Halbleitervorrichtung
KR900702572A (ko) 반도체 장치
KR890015422A (ko) 반도체 장치
DE69029226D1 (de) Halbleiteranordnung
KR890005864A (ko) 반도체 장치
DE68927013D1 (de) Komplementäre bipolar Halbleiteranordnung
KR900008615A (ko) 반도체장치
KR890015471A (ko) 반도체 장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee