[go: up one dir, main page]

DE60228585D1 - Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge - Google Patents

Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge

Info

Publication number
DE60228585D1
DE60228585D1 DE60228585T DE60228585T DE60228585D1 DE 60228585 D1 DE60228585 D1 DE 60228585D1 DE 60228585 T DE60228585 T DE 60228585T DE 60228585 T DE60228585 T DE 60228585T DE 60228585 D1 DE60228585 D1 DE 60228585D1
Authority
DE
Germany
Prior art keywords
burst
bits
significant
bit
reading
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60228585T
Other languages
English (en)
Inventor
Jeffery W Janzen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of DE60228585D1 publication Critical patent/DE60228585D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
  • Shift Register Type Memory (AREA)
DE60228585T 2001-07-13 2002-07-10 Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge Expired - Lifetime DE60228585D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/905,004 US6779074B2 (en) 2001-07-13 2001-07-13 Memory device having different burst order addressing for read and write operations
PCT/US2002/022458 WO2003007303A2 (en) 2001-07-13 2002-07-10 Memory device having different burst order addressing for read and write operations

Publications (1)

Publication Number Publication Date
DE60228585D1 true DE60228585D1 (de) 2008-10-09

Family

ID=25420145

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60228585T Expired - Lifetime DE60228585D1 (de) 2001-07-13 2002-07-10 Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge

Country Status (8)

Country Link
US (3) US6779074B2 (de)
EP (1) EP1415304B1 (de)
JP (1) JP4199658B2 (de)
KR (2) KR100679370B1 (de)
CN (1) CN100419901C (de)
AT (1) ATE406657T1 (de)
DE (1) DE60228585D1 (de)
WO (1) WO2003007303A2 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6779074B2 (en) * 2001-07-13 2004-08-17 Micron Technology, Inc. Memory device having different burst order addressing for read and write operations
US6775759B2 (en) 2001-12-07 2004-08-10 Micron Technology, Inc. Sequential nibble burst ordering for data
US7054999B2 (en) * 2002-08-02 2006-05-30 Intel Corporation High speed DRAM cache architecture
US7142461B2 (en) * 2002-11-20 2006-11-28 Micron Technology, Inc. Active termination control though on module register
US20040194500A1 (en) * 2003-04-03 2004-10-07 Broadway Entertainment, Inc. Article of jewelry
KR100612414B1 (ko) * 2003-04-28 2006-08-16 삼성전자주식회사 영상 데이터 처리 시스템 및 영상 데이터 독출/기입 방법
US6982892B2 (en) 2003-05-08 2006-01-03 Micron Technology, Inc. Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules
US20050172091A1 (en) * 2004-01-29 2005-08-04 Rotithor Hemant G. Method and an apparatus for interleaving read data return in a packetized interconnect to memory
US7916574B1 (en) * 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US7519877B2 (en) 2004-08-10 2009-04-14 Micron Technology, Inc. Memory with test mode output
US20060171233A1 (en) * 2005-01-18 2006-08-03 Khaled Fekih-Romdhane Near pad ordering logic
US20060256793A1 (en) * 2005-05-13 2006-11-16 Freescale Semiconductor, Inc. Efficient multi-bank buffer management scheme for non-aligned data
US8239637B2 (en) * 2007-01-19 2012-08-07 Spansion Llc Byte mask command for memories
US8230154B2 (en) * 2007-01-19 2012-07-24 Spansion Llc Fully associative banking for memory
GB2480192A (en) * 2007-02-02 2011-11-09 Ubiquisys Ltd Determining the location of a base station
US8085801B2 (en) * 2009-08-08 2011-12-27 Hewlett-Packard Development Company, L.P. Resource arbitration
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
US8792294B2 (en) * 2012-01-09 2014-07-29 Mediatek Inc. DRAM and access and operating method thereof
US9396109B2 (en) * 2013-12-27 2016-07-19 Qualcomm Incorporated Method and apparatus for DRAM spatial coalescing within a single channel
US9792049B2 (en) * 2014-02-24 2017-10-17 Cypress Semiconductor Corporation Memory subsystem with wrapped-to-continuous read
CN111796306B (zh) * 2020-07-31 2023-05-02 北京中捷时代航空科技有限公司 一种导航卫星信号接收方法及接收机
CN113299328B (zh) * 2021-05-21 2024-07-09 深圳市格灵精睿视觉有限公司 随机寻址读写控制方法、控制系统及存储介质

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5402389A (en) * 1994-03-08 1995-03-28 Motorola, Inc. Synchronous memory having parallel output data paths
JP3605150B2 (ja) 1994-08-22 2004-12-22 株式会社アドバンテスト アドレスパターン発生器
US5513148A (en) * 1994-12-01 1996-04-30 Micron Technology Inc. Synchronous NAND DRAM architecture
US5850368A (en) 1995-06-01 1998-12-15 Micron Technology, Inc. Burst EDO memory address counter
US5966724A (en) 1996-01-11 1999-10-12 Micron Technology, Inc. Synchronous memory device with dual page and burst mode operations
US5749086A (en) 1996-02-29 1998-05-05 Micron Technology, Inc. Simplified clocked DRAM with a fast command input
US5784705A (en) 1996-07-15 1998-07-21 Mosys, Incorporated Method and structure for performing pipeline burst accesses in a semiconductor memory
US5917760A (en) 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5903496A (en) 1997-06-25 1999-05-11 Intel Corporation Synchronous page-mode non-volatile memory with burst order circuitry
US6640266B2 (en) * 2000-03-24 2003-10-28 Cypress Semiconductor Corp. Method and device for performing write operations to synchronous burst memory
US6779074B2 (en) * 2001-07-13 2004-08-17 Micron Technology, Inc. Memory device having different burst order addressing for read and write operations

Also Published As

Publication number Publication date
WO2003007303A2 (en) 2003-01-23
ATE406657T1 (de) 2008-09-15
JP4199658B2 (ja) 2008-12-17
KR100679370B1 (ko) 2007-02-05
US6779074B2 (en) 2004-08-17
JP2004536417A (ja) 2004-12-02
US20040196691A1 (en) 2004-10-07
WO2003007303A3 (en) 2003-11-06
EP1415304A2 (de) 2004-05-06
KR100595871B1 (ko) 2006-06-30
KR20040030049A (ko) 2004-04-08
CN1554097A (zh) 2004-12-08
US20050243642A1 (en) 2005-11-03
KR20060010849A (ko) 2006-02-02
US20030018845A1 (en) 2003-01-23
EP1415304B1 (de) 2008-08-27
CN100419901C (zh) 2008-09-17
US7082491B2 (en) 2006-07-25
US6931483B2 (en) 2005-08-16

Similar Documents

Publication Publication Date Title
DE60228585D1 (de) Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge
ATE373307T1 (de) Simultaner mehrbank für flash-speicher
DE60205266D1 (de) Datenschreibvorrichtung, datenschreibverfahren und programm
TW201346911A (zh) 內容定址記憶體系統
KR880014468A (ko) 메모리 테스트 방법 및 장치
JP2005190543A5 (de)
KR20070116896A (ko) Ｙ먹스 분할 방식
JPS60193193A (ja) メモリｌｓｉ
KR970051441A (ko) 플래쉬 메모리 장치
US6035381A (en) Memory device including main memory storage and distinct key storage accessed using only a row address
GB1260914A (en) Memory with redundancy
KR970076884A (ko) 반도체 메모리 장치의 멀티비트 테스트 회로 및 그 테스트 방법
TW200643967A (en) Storage circuit and method therefor
SG131754A1 (en) Semiconductor storage device and information apparatus
KR970051327A (ko) 데이타 기억 영역의 속성 데이타를 기억하는 속성 데이타 영역과 데이타 기억 영역을 갖는 비휘발성메모리
KR19990056396A (ko) 동시 칼럼선택라인 활성화 회로를 구비하는 반도체 메모리장치 및 칼럼 선택 라인 제어방법
KR910019059A (ko) 반도체 불휘발성 메모리장치
KR960029806A (ko) 반도체 메모리
KR950025568A (ko) 패러렐·시리얼 변환 장치 및 이것을 이용한 선형 변환 장치
SU1387047A1 (ru) Запоминающее устройство с обходом дефектных элементов пам ти
KR100574918B1 (ko) 메모리 테스트동안 데이터 기입 횟수를 줄일 수 있는 뱅크 선택 신호 발생 회로를 갖는 반도체 메모리 장치 및 이 반도체 메모리 장치의 테스트 방법
KR960011728A (ko) 메모리 액세스방법 및 장치
KR100195750B1 (ko) 동일 어드레스 동시 억세스 기억 장치
KR950020057A (ko) 선입력선출력메모리를 2개 이용한 고속 퍼스날컴퓨터 인터페이스 장치
KR970051310A (ko) 싱글 에스램 셀을 사용한 이중 포트 에스램

Legal Events

Date Code Title Description
8364 No opposition during term of opposition