[go: up one dir, main page]

DE60131094D1 - Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren - Google Patents

Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren

Info

Publication number
DE60131094D1
DE60131094D1 DE60131094T DE60131094T DE60131094D1 DE 60131094 D1 DE60131094 D1 DE 60131094D1 DE 60131094 T DE60131094 T DE 60131094T DE 60131094 T DE60131094 T DE 60131094T DE 60131094 D1 DE60131094 D1 DE 60131094D1
Authority
DE
Germany
Prior art keywords
metal oxide
oxide semiconductor
field effect
effect transistors
semiconductor field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60131094T
Other languages
English (en)
Inventor
Alessandro Moscatelli
Giuseppe Croce
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Application granted granted Critical
Publication of DE60131094D1 publication Critical patent/DE60131094D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0221—Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
    • H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H10D64/683—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being parallel to the channel plane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Landscapes

  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
DE60131094T 2001-12-20 2001-12-20 Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren Expired - Lifetime DE60131094D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01830786A EP1321985B1 (de) 2001-12-20 2001-12-20 Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren

Publications (1)

Publication Number Publication Date
DE60131094D1 true DE60131094D1 (de) 2007-12-06

Family

ID=8184826

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60131094T Expired - Lifetime DE60131094D1 (de) 2001-12-20 2001-12-20 Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren

Country Status (3)

Country Link
US (2) US6888205B2 (de)
EP (1) EP1321985B1 (de)
DE (1) DE60131094D1 (de)

Families Citing this family (90)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004014911A (ja) * 2002-06-10 2004-01-15 Renesas Technology Corp 半導体装置およびその製造方法
US6919598B2 (en) * 2003-03-10 2005-07-19 Zia Hossain LDMOS transistor with enhanced termination region for high breakdown voltage with low on-resistance
EP1503423B1 (de) * 2003-07-31 2010-04-28 STMicroelectronics Srl Verfahren zur Herstellung einer MIS-Leistungshalbleiteranordnung
KR100541817B1 (ko) * 2003-10-14 2006-01-11 삼성전자주식회사 듀얼 게이트 절연막 형성 방법
KR100552839B1 (ko) * 2003-11-05 2006-02-22 동부아남반도체 주식회사 반도체 소자 및 이의 제조 방법
US7074659B2 (en) * 2003-11-13 2006-07-11 Volterra Semiconductor Corporation Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor
US7038274B2 (en) * 2003-11-13 2006-05-02 Volterra Semiconductor Corporation Switching regulator with high-side p-type device
US7220633B2 (en) * 2003-11-13 2007-05-22 Volterra Semiconductor Corporation Method of fabricating a lateral double-diffused MOSFET
US7163856B2 (en) * 2003-11-13 2007-01-16 Volterra Semiconductor Corporation Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conventional CMOS transistor
US6903421B1 (en) * 2004-01-16 2005-06-07 System General Corp. Isolated high-voltage LDMOS transistor having a split well structure
US20080164537A1 (en) * 2007-01-04 2008-07-10 Jun Cai Integrated complementary low voltage rf-ldmos
US7473625B2 (en) * 2004-07-22 2009-01-06 Macronix International Co., Ltd. LDMOS device and method of fabrication
DE102004049246A1 (de) 2004-10-01 2006-04-06 Atmel Germany Gmbh Lateraler DMOS-Transistor und Verfahren zu seiner Herstellung
US7405443B1 (en) 2005-01-07 2008-07-29 Volterra Semiconductor Corporation Dual gate lateral double-diffused MOSFET (LDMOS) transistor
DE102005028837B4 (de) * 2005-06-25 2009-07-30 Atmel Germany Gmbh Feldeffekttransistor und Verfahren zur Herstellung eines Feldeffekttransistors
US7989879B2 (en) 2005-07-13 2011-08-02 Nxp B.V. LDMOS transistor
TWI311796B (en) * 2005-11-17 2009-07-01 Ememory Technology Inc Semiconductor device and manufacturing method thereof
KR100731062B1 (ko) * 2005-12-28 2007-06-22 동부일렉트로닉스 주식회사 고전압 소자의 제조방법
KR100710194B1 (ko) * 2005-12-28 2007-04-20 동부일렉트로닉스 주식회사 고전압 반도체소자의 제조방법
TW200741892A (en) 2006-03-02 2007-11-01 Volterra Semiconductor Corp A lateral double-diffused MOSFET (LDMOS) transistor and a method of fabricating
US20070228463A1 (en) * 2006-04-03 2007-10-04 Jun Cai Self-aligned complementary ldmos
US8093663B2 (en) * 2006-05-09 2012-01-10 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device, method of fabricating the same, and patterning mask utilized by the method
US20080246080A1 (en) * 2006-07-28 2008-10-09 Broadcom Corporation Shallow trench isolation (STI) based laterally diffused metal oxide semiconductor (LDMOS)
US7855414B2 (en) * 2006-07-28 2010-12-21 Broadcom Corporation Semiconductor device with increased breakdown voltage
KR100831276B1 (ko) * 2006-10-11 2008-05-22 동부일렉트로닉스 주식회사 플래너 타입 반도체 소자 및 그 제조방법
JP4601603B2 (ja) * 2006-12-27 2010-12-22 ルネサスエレクトロニクス株式会社 パワーｍｉｓｆｅｔ、半導体装置およびｄｃ／ｄｃコンバータ
KR100790261B1 (ko) * 2006-12-27 2008-01-02 동부일렉트로닉스 주식회사 디모스 소자 제조 방법
US7737049B2 (en) * 2007-07-31 2010-06-15 Qimonda Ag Method for forming a structure on a substrate and device
US7807555B2 (en) * 2007-07-31 2010-10-05 Intersil Americas, Inc. Method of forming the NDMOS device body with the reduced number of masks
US20090130813A1 (en) * 2007-11-20 2009-05-21 Micrel, Inc. Method and System to Provide a Polysilicon Capacitor with Improved Oxide Integrity
US7999318B2 (en) * 2007-12-28 2011-08-16 Volterra Semiconductor Corporation Heavily doped region in double-diffused source MOSFET (LDMOS) transistor and a method of fabricating the same
CN101217162B (zh) * 2008-01-04 2010-06-16 东南大学 高压n型金属氧化物半导体管及其制备方法
JP5272410B2 (ja) * 2008-01-11 2013-08-28 富士電機株式会社 半導体装置およびその製造方法
US20090309139A1 (en) * 2008-06-13 2009-12-17 International Business Machines Corporation Asymmetric gate electrode and method of manufacture
CN101661955B (zh) * 2008-08-28 2011-06-01 新唐科技股份有限公司 横向扩散金属氧化物半导体器件及其制造方法
JP4911158B2 (ja) * 2008-10-30 2012-04-04 ソニー株式会社 半導体装置および固体撮像装置
US8203188B2 (en) * 2009-05-22 2012-06-19 Broadcom Corporation Split gate oxides for a laterally diffused metal oxide semiconductor (LDMOS)
JP5423269B2 (ja) * 2009-09-15 2014-02-19 富士通セミコンダクター株式会社 半導体装置とその製造方法
EP2302676A1 (de) * 2009-09-29 2011-03-30 ABB Technology AG Hochleistungshalbleiterbauelement
US8274114B2 (en) 2010-01-14 2012-09-25 Broadcom Corporation Semiconductor device having a modified shallow trench isolation (STI) region and a modified well region
US8598000B2 (en) * 2010-03-30 2013-12-03 Volterra Semiconductor Corporation Two step poly etch LDMOS gate formation
US9293577B2 (en) * 2010-03-30 2016-03-22 Volterra Semiconductor LLC LDMOS with no reverse recovery
US8283722B2 (en) 2010-06-14 2012-10-09 Broadcom Corporation Semiconductor device having an enhanced well region
US9064712B2 (en) * 2010-08-12 2015-06-23 Freescale Semiconductor Inc. Monolithic microwave integrated circuit
US9123807B2 (en) 2010-12-28 2015-09-01 Broadcom Corporation Reduction of parasitic capacitance in a semiconductor device
JP5582030B2 (ja) * 2010-12-28 2014-09-03 富士通セミコンダクター株式会社 Ｍｏｓトランジスタおよびその製造方法
US8952458B2 (en) * 2011-04-14 2015-02-10 Taiwan Semiconductor Manufacturing Company, Ltd. Gate dielectric layer having interfacial layer and high-K dielectric over the interfacial layer
CN102332396A (zh) * 2011-10-27 2012-01-25 博嘉圣（福州）微电子科技有限公司 一种功率vdmosfet结构的设计方法
CN102386102B (zh) * 2011-11-02 2017-03-29 上海华虹宏力半导体制造有限公司 改善mos晶体管击穿电压的方法以及mos晶体管制造方法
DE102011087845B4 (de) 2011-12-06 2015-07-02 Infineon Technologies Ag Laterales transistorbauelement und verfahren zu dessen herstellung
CN103456631A (zh) * 2012-05-30 2013-12-18 上海华虹Nec电子有限公司 一种低压ldmos器件的制造方法
CN103456635B (zh) * 2012-06-05 2016-06-08 上海华虹宏力半导体制造有限公司 低压ldmos的制造方法
KR101883010B1 (ko) * 2012-08-06 2018-07-30 매그나칩 반도체 유한회사 반도체 소자 및 그 소자의 제조 방법
CN104037223B (zh) * 2013-03-04 2017-03-29 上海华虹宏力半导体制造有限公司 射频n型ldmos器件及其制造方法
CN104051499B (zh) * 2013-03-12 2017-09-15 旺宏电子股份有限公司 低导通电阻的半导体装置及其制造方法
US20140264588A1 (en) * 2013-03-14 2014-09-18 Taiwan Semiconductor Manufacturing Co. Ltd. Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) with Step Oxide
KR101467703B1 (ko) * 2013-10-10 2014-12-02 매그나칩 반도체 유한회사 반도체 소자 및 그 제조 방법
CN104576339B (zh) * 2013-10-16 2017-03-29 上海华虹宏力半导体制造有限公司 Rfldmos中栅场板的制作方法
JP2015109422A (ja) * 2013-10-22 2015-06-11 株式会社半導体エネルギー研究所 半導体装置の評価方法
CN104681442A (zh) * 2013-11-29 2015-06-03 中芯国际集成电路制造(上海)有限公司 一种横向扩散半导体器件及其制备方法
US20150200295A1 (en) * 2014-01-10 2015-07-16 Cypress Semiconductor Corporation Drain Extended MOS Transistors With Split Channel
JP6346777B2 (ja) * 2014-04-10 2018-06-20 旭化成エレクトロニクス株式会社 半導体装置の製造方法
US9537001B2 (en) * 2014-07-30 2017-01-03 Fairchild Semiconductor Corporation Reduction of degradation due to hot carrier injection
US10008593B2 (en) * 2014-12-19 2018-06-26 Mediatek Inc. Radio frequency semiconductor device
KR102177431B1 (ko) 2014-12-23 2020-11-11 주식회사 키 파운드리 반도체 소자
KR101923763B1 (ko) * 2015-03-13 2018-11-30 매그나칩 반도체 유한회사 레벨 쉬프트 회로 보호용 정전기 방전 보호 회로 및 소자
US9397090B1 (en) * 2015-04-10 2016-07-19 Macronix International Co., Ltd. Semiconductor device
CN104992977B (zh) 2015-05-25 2018-06-19 上海华虹宏力半导体制造有限公司 Nldmos器件及其制造方法
CN106206735B (zh) * 2016-07-19 2019-12-10 上海华虹宏力半导体制造有限公司 Mosfet及其制造方法
US20180138307A1 (en) * 2016-11-17 2018-05-17 Globalfoundries Inc. Tunnel finfet with self-aligned gate
US10134860B2 (en) * 2017-03-13 2018-11-20 Nxp B.V. Semiconductor device having a dielectric layer with different thicknesses and method for forming
US10276679B2 (en) * 2017-05-30 2019-04-30 Vanguard International Semiconductor Corporation Semiconductor device and method for manufacturing the same
KR102299662B1 (ko) * 2017-07-13 2021-09-07 매그나칩 반도체 유한회사 반도체 소자 및 그 제조 방법
KR102288686B1 (ko) * 2017-07-13 2021-08-10 매그나칩 반도체 유한회사 반도체 소자 및 그 제조 방법
CN109980011A (zh) * 2017-12-28 2019-07-05 无锡华润上华科技有限公司 一种半导体器件及其制作方法
CN109979821A (zh) * 2017-12-28 2019-07-05 无锡华润上华科技有限公司 一种半导体器件及其制作方法
CN111192828B (zh) * 2018-11-14 2023-09-12 中芯国际集成电路制造（天津）有限公司 半导体结构及其形成方法
CN110137248A (zh) * 2019-05-29 2019-08-16 电子科技大学 一种抗总剂量效应的ldmos器件
CN112242355B (zh) * 2019-07-17 2024-10-22 中芯国际集成电路制造(上海)有限公司 半导体器件及其形成方法
JP7216629B2 (ja) * 2019-09-12 2023-02-01 株式会社東芝 半導体装置
US11195949B2 (en) * 2019-10-21 2021-12-07 Semiconductor Components Industries, Llc Laterally diffused metal-oxide-semiconductor (LDMOS) transistors
CN111564495A (zh) * 2020-04-08 2020-08-21 中国科学院微电子研究所 双沟道mosfet、掩埋沟道晶体管及制造方法
US11152381B1 (en) * 2020-04-13 2021-10-19 HeFeChip Corporation Limited MOS transistor having lower gate-to-source/drain breakdown voltage and one-time programmable memory device using the same
US11114140B1 (en) 2020-04-23 2021-09-07 HeFeChip Corporation Limited One time programmable (OTP) bits for physically unclonable functions
US11437082B2 (en) 2020-05-17 2022-09-06 HeFeChip Corporation Limited Physically unclonable function circuit having lower gate-to-source/drain breakdown voltage
CN114420749A (zh) * 2020-10-28 2022-04-29 联华电子股份有限公司 半导体元件及其制造方法
CN113506743A (zh) * 2021-06-21 2021-10-15 上海华力集成电路制造有限公司 一种提高双扩散漏器件击穿电压的方法
CN114429985B (zh) * 2022-04-07 2022-06-21 广州粤芯半导体技术有限公司 具有栅场板结构的横向功率器件及其制备方法
TW202429716A (zh) * 2023-01-06 2024-07-16 聯華電子股份有限公司 延伸汲極型金氧半導體電晶體及其製作方法
CN115863412A (zh) * 2023-02-08 2023-03-28 合肥晶合集成电路股份有限公司 一种半导体器件及其形成方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4300150A (en) * 1980-06-16 1981-11-10 North American Philips Corporation Lateral double-diffused MOS transistor device
US4989058A (en) * 1985-11-27 1991-01-29 North American Philips Corp. Fast switching lateral insulated gate transistors
JPH02308571A (ja) * 1989-05-24 1990-12-21 Toshiba Corp 半導体記憶装置
DE69225552T2 (de) * 1991-10-15 1999-01-07 Texas Instruments Inc., Dallas, Tex. Lateraler doppel-diffundierter MOS-Transistor und Verfahren zu seiner Herstellung
US5498554A (en) * 1994-04-08 1996-03-12 Texas Instruments Incorporated Method of making extended drain resurf lateral DMOS devices
KR0161398B1 (ko) * 1995-03-13 1998-12-01 김광호 고내압 트랜지스터 및 그 제조방법
US5973368A (en) * 1996-06-05 1999-10-26 Pearce; Lawrence G. Monolithic class D amplifier
US6121666A (en) * 1997-06-27 2000-09-19 Sun Microsystems, Inc. Split gate oxide asymmetric MOS devices
US5912490A (en) * 1997-08-04 1999-06-15 Spectrian MOSFET having buried shield plate for reduced gate/drain capacitance
US6077749A (en) * 1998-03-03 2000-06-20 Advanced Micro Devices, Inc. Method of making dual channel gate oxide thickness for MOSFET transistor design
US6252278B1 (en) * 1998-05-18 2001-06-26 Monolithic Power Systems, Inc. Self-aligned lateral DMOS with spacer drift region
JP3703643B2 (ja) * 1998-12-25 2005-10-05 三菱電機株式会社 半導体装置およびその製造方法
JP2001015741A (ja) * 1999-06-30 2001-01-19 Toshiba Corp 電界効果トランジスタ
US6451679B1 (en) * 2000-04-03 2002-09-17 Taiwan Semiconductor Manufacturing Company Ion mixing between two-step titanium deposition process for titanium salicide CMOS technology
KR100327347B1 (en) * 2000-07-22 2002-03-06 Samsung Electronics Co Ltd Metal oxide semiconductor field effect transistor having reduced resistance between source and drain and fabricating method thereof
KR100377130B1 (ko) * 2000-11-22 2003-03-19 페어차일드코리아반도체 주식회사 반도체 소자 및 그 제조 방법
GB2374456A (en) * 2000-12-09 2002-10-16 Esm Ltd High-voltage metal oxide semiconductor device and method of forming the device
EP1346406A1 (de) * 2000-12-11 2003-09-24 Koninklijke Philips Electronics N.V. Verfahren zur herstellung eines halbleiterbauelements mit einem feldeffekttransistor

Also Published As

Publication number Publication date
US6888205B2 (en) 2005-05-03
US20030141559A1 (en) 2003-07-31
EP1321985B1 (de) 2007-10-24
US20050151207A1 (en) 2005-07-14
EP1321985A1 (de) 2003-06-25

Similar Documents

Publication Publication Date Title
DE60131094D1 (de) Verfahren zur Integration von Metalloxid-Halbleiter Feldeffekttransistoren
DE60236402D1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen
DE10216633B8 (de) Halbleiteranordnung und Verfahren zur Herstellung der Halbleiteranordnung
DE60023395D1 (de) Verfahren zur Bearbeitung von Halbleitern
DE60238871D1 (de) Waferpositionierungsverfahren
EP1482962A4 (de) Verfahren zur behandlung von trx-vermittelten erkrankungen
EP1635763A4 (de) Verfahren zur behandlung von neurodegenerativen erkrankungen
DE60108646D1 (de) Verfahren zur Brennkraftmaschinenkühlung
ATE276035T1 (de) Verfahren zur selektiven reduktion von stickoxiden
DE60217530D1 (de) Verfahren zur halbleiternano partikelsynthese
EP1372726A4 (de) Verfahren zur reduzierung von fett durch verabreichung von adiponectin
EP1382064A4 (de) Verfahren zur verbesserten oxidation von mos-transistor-gate-ecken
DE50210071D1 (de) Verfahren zur automatischen ergänzung von software
ATA14172001A (de) Verfahren und vorrichtung zur montage von halbleiterchips
DE60233221D1 (de) Verfahren zur reinigung höherer diamantstrukturartiger verbindungen sowie diese enthaltenden zubereitungen
DE60223688D1 (de) Verfahren zur behandlung von multiplem myelom
DE10131237B8 (de) Feldeffekttransistor und Verfahren zu seiner Herstellung
DE60108104D1 (de) Verfahren zur Sprecheridentifikation
ATE357540T1 (de) Verfahren zur bakterienunterstützten haldenauslaugung von chalkopyrit
DE60104976D1 (de) Verfahren zur Bereitstellung von Dienstleistungen
ATE321832T1 (de) Verfahren zur aufbereitung von oliven
DE60206735D1 (de) Vorrichtung und verfahren zur bestimmung polarisationsabhängiger verluste durch wiederholte hochgeschwindigkeitspolarisationsstörung
DE60203514D1 (de) Verfahren zur zuteilung von stockwerkanrufen
ATE432912T1 (de) Verfahren und vorrichtung zur gewinnung von metalloxiden
DE50212310D1 (de) Verfahren und Einrichtung für den Transfer von Werkstücken

Legal Events

Date Code Title Description
8332 No legal effect for de