[go: up one dir, main page]

CN110299377B - 显示基板及制造方法、显示装置 - Google Patents

显示基板及制造方法、显示装置 Download PDF

Info

Publication number
CN110299377B
CN110299377B CN201910595839.7A CN201910595839A CN110299377B CN 110299377 B CN110299377 B CN 110299377B CN 201910595839 A CN201910595839 A CN 201910595839A CN 110299377 B CN110299377 B CN 110299377B
Authority
CN
China
Prior art keywords
photoresist
substrate
bonding pad
display substrate
coplanar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910595839.7A
Other languages
English (en)
Other versions
CN110299377A (zh
Inventor
麦轩伟
黄华
李树磊
房松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201910595839.7A priority Critical patent/CN110299377B/zh
Publication of CN110299377A publication Critical patent/CN110299377A/zh
Priority to US16/913,435 priority patent/US20210005632A1/en
Application granted granted Critical
Publication of CN110299377B publication Critical patent/CN110299377B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • H01L25/167—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
    • H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441—Interconnections, e.g. scanning lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/451—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/011—Division of wafers or substrates to produce devices, each consisting of a single electric circuit element
    • H10D89/015—Division of wafers or substrates to produce devices, each consisting of a single electric circuit element the wafers or substrates being other than semiconductor bodies, e.g. insulating bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00—Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142—Two-dimensional arrangements, e.g. asymmetric LED layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H01L2224/03462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/0347—Manufacturing methods using a lift-off mask
    • H01L2224/0348—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05609—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/06102—Disposition the bonding areas being at different heights
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)
  • Led Device Packages (AREA)

Abstract

本发明提供一种显示基板及制造方法、显示装置，属于显示技术领域，其可至少部分解决现有的显示基板在转移微发光二极管之前表面平整度不高的问题。本发明的显示基板包括基底、设置在所述基底上的驱动电路层、设置在所述驱动电路层背向所述基底一侧且与所述驱动电路层内的电极电连接的多个绑定衬垫，所述多个绑定衬垫彼此之间的间隙填充光刻胶，且所述多个绑定衬垫的背向所述基底的表面与所述光刻胶背向所述基底的表面共面。

Description

显示基板及制造方法、显示装置
技术领域
本发明属于显示技术领域，具体涉及一种显示基板、一种显示基板的制造方法、一种显示装置。
背景技术
微发光二极管(Micro LED或Mini LED)可通过转移的工艺从生长基板上转移至制作有驱动电路的显示基板上。通常，一次转移工艺所转移的微发光二极管的数量是非常大的，这对显示基板的上表面的平整度的要求非常高。如何提高转移工艺前显示基板的平整度，称为本领域技术人员亟待解决的技术问题。
发明内容
本发明至少部分解决现有的显示基板在转移工艺之前的平整度不高的问题，提供一种显示基板、一种显示基板的制造方法、一种显示装置。
解决本发明技术问题所采用的技术方案是一种显示基板，包括基底、设置在所述基底上的驱动电路层、设置在所述驱动电路层背向所述基底一侧且与所述驱动电路层内的电极电连接的多个绑定衬垫，所述多个绑定衬垫彼此之间的间隙填充光刻胶，且所述多个绑定衬垫的背向所述基底的表面与所述光刻胶背向所述基底的表面共面。
可选地，所述光刻胶的背向所述基底的表面的高度公差d1在
±1um以内。
可选地，所述驱动电路层的背向所述基底的表面的高度公差为d2，所述光刻胶的厚度D满足：|2.5*d2|≤D≤|4*d2|。
可选地，还包括固定在所述绑定衬垫上的微发光二极管。
解决本发明技术问题所采用的技术方案是一种显示基板的制造方法，包括：在基底上形成驱动电路层，其中暴露至少部分电极；涂布一层光刻胶，并对所述光刻胶进行流平；对所述光刻胶进行曝光和显影，以形成暴露所述电极的过孔；在所述过孔内形成与所述光刻胶共面的绑定衬垫。
可选地，所述对所述光刻胶进行流平包括：对所述光刻胶静置、超声波震荡、加温等任一项处理。
可选地，所述在所述过孔内形成与所述光刻胶共面的绑定衬垫包括：采用电镀工艺在所述过孔内生长所述绑定衬垫，其中，控制电流和/或时间参数以使所述绑定衬垫与所述光刻胶共面。
可选地，所述形成与所述光刻胶共面的绑定衬垫包括：形成填满并超出所述过孔的绑定衬垫；对所述绑定衬垫进行磨平以使所述绑定衬垫与所述光刻胶共面。
可选地，所述在所述过孔内形成与所述光刻胶共面的绑定衬垫之后，还包括：向所述绑定衬垫转移微发光二极管。
解决本发明技术问题所采用的技术方案是一种显示装置，包括根据上述的显示基板。
附图说明
图1为本发明的实施例的一种显示基板的结构示意图；
图2为本发明的实施例的另一种显示基板的结构示意图；
图3为本发明的实施例的一种显示基板的制造方法的流程图；
图4a-图4c为本发明的实施例的显示基板在制造的不同阶段的结构示意图；
其中，附图标记为：10、基底；11、驱动电路层；110、电极；
12、光刻胶；13、绑定衬垫；21、微发光二极管。
具体实施方式
为使本领域技术人员更好地理解本发明的技术方案，下面结合附图和具体实施方式对本发明作进一步详细描述。
实施例1：
参见图1和图2，本实施例提供一种显示基板，包括基底10、设置在基底10上的驱动电路层11、设置在驱动电路层11背向基底10一侧且与驱动电路层11内的电极110电连接的多个绑定衬垫13，多个绑定衬垫13彼此之间的间隙填充光刻胶12，且多个绑定衬垫13的背向基底10的表面与光刻胶12背向基底10的表面共面。
基底10材料例如是玻璃。驱动电路层11中设置有栅线(未示出)、数据线(未示出)等信号线，当然还设置有驱动晶体管(未示出)等，用于向绑定衬垫13提供驱动电压。当然，驱动电路层11的上表面还包括绝缘材料。驱动电路层11内的结构可与现有的液晶显示基板、OLED显示基板中的类似，不做赘述。这里的电极110可以是驱动晶体管的一极，当然也可能是某条信号线中的一段线路兼作为电极110。绑定衬垫13用于将微发光二极管21的阴极或阳极与对应的电极110实现电连接，当然绑定衬垫13还用于固定微发光二极管21。绑定衬垫13的材料例如是Cu、Al、Ag、Au、In等。
由于光刻胶12的平整度可以控制地比驱动电路层11的平整度高，且通过现有的绑定衬垫13的制造工艺能够实现绑定衬垫13与光刻胶12共面，如此，在转移微发光二极管21时，显示基板的上表面的平整度得到了极大的提升，从而提高了微发光二极管21转移的良率。
可选地，光刻胶12的背向基底10的表面的高度公差d1(图中未标示)在±1um以内。当然，光刻胶12的背向基底10的表面越平整越好，上述公差范围对于多数转移设备而言是足够的。
可选地，结合图4b，驱动电路层11的背向基底10的表面的高度公差为d2，光刻胶12的厚度D满足：|2.5*d2|≤D≤|4*d2|。光刻胶12过薄，则对驱动电路层11表面不平整的填平效果不明显。光刻胶12过厚则会增加光刻胶12以及后续绑定衬垫13的材料成本以及增加工艺耗时。上述厚度范围为相对合适的范围。
可选地，如图2所示，还包括固定在绑定衬垫13上的微发光二极管21。具体地，图2示出的是两个横向微发光二极管21。
实施例2：
参见图3，本实施例提供一种显示基板的制造方法，包括以下步骤。该制造方法用以制造实施例1的显示基板，具体细节可相互参照。
步骤S1、在基底10上形成驱动电路层11，其中暴露至少部分电极110。该步骤完成后的产品形态参见图4a。
步骤S2、涂布一层光刻胶12，并对光刻胶12进行流平。
例如采用中文狭缝涂布(Slit Die)、画胶涂布(dispensing)、喷胶涂布(spraying)、旋涂(Spin Coating)、丝网印刷(Screen Printing)等工艺在驱动电路层11上涂布一层光刻胶12。
具体地，可对光刻胶12进行静置、超声波震荡、加温等任一项处理。
步骤S3、对光刻胶12进行曝光和显影，以形成暴露电极110的过孔。该步骤完成后的产品形态参见图4b。
步骤S4、在过孔内形成与光刻胶12共面的绑定衬垫13。当然，需要控制绑定衬垫13的上表面与光刻胶12的上表面尽量平齐。
一种控制绑定衬垫13的上表面与光刻胶12的上表面的实施方式为：采用电镀工艺在过孔内生长绑定衬垫13，其中，控制电流和/或时间参数以使绑定衬垫13与光刻胶12共面。
另一种控制绑定衬垫13的上表面与光刻胶12的上表面的实施方式为：形成填满并超出过孔的绑定衬垫13；对绑定衬垫13进行磨平以使绑定衬垫13与光刻胶12共面。当然，为减少磨平的工作量，优选采用电镀的工艺生长绑定衬垫13。
可选地，在过孔内形成与光刻胶12共面的绑定衬垫13之后，还包括步骤S5、向绑定衬垫13转移微发光二极管21。在将生长基板(未示出)上的微发光二极管21转移至显示基板时，由于此时绑定衬垫13的平整度得到极大提升，转移的良率也会得到提升。
实施例3：
本实施例提供一种显示装置，包括根据上述的显示基板。具体的，该显示装置可为微发光二极管(Micro-LED或者Mini-LED)显示面板、微发光二极管显示模组、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
可以理解的是，以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式，然而本发明并不局限于此。对于本领域内的普通技术人员而言，在不脱离本发明的精神和实质的情况下，可以做出各种变型和改进，这些变型和改进也视为本发明的保护范围。

Claims (10)

1.一种显示基板，包括基底、设置在所述基底上的驱动电路层、设置在所述驱动电路层背向所述基底一侧且与所述驱动电路层内的电极电连接的多个绑定衬垫；所述显示基板包括远离基底一侧的第一表面；其特征在于，所述基底是玻璃，所述多个绑定衬垫彼此之间的间隙填充光刻胶，所述光刻胶用于平整所述显示基板的第一表面，且所述多个绑定衬垫的背向所述基底的表面与所述光刻胶背向所述基底的表面共面。
2.根据权利要求1所述的显示基板，其特征在于，所述光刻胶的背向所述基底的表面的高度公差d1在±1um以内。
3.根据权利要求1所述的显示基板，其特征在于，所述驱动电路层的背向所述基底的表面的高度公差为d2，所述光刻胶的厚度D满足：|2.5*d2|≤D≤|4*d2|。
4.根据权利要求1所述的显示基板，其特征在于，还包括固定在所述绑定衬垫上的微发光二极管。
5.一种如权利要求1所述的显示基板的制造方法，其特征在于，包括：
在基底上形成驱动电路层，其中暴露至少部分电极；
涂布一层光刻胶，并对所述光刻胶进行流平；
对所述光刻胶进行曝光和显影，以形成暴露所述电极的过孔；
在所述过孔内形成与所述光刻胶共面的绑定衬垫。
6.根据权利要求5所述的制造方法，其特征在于，所述对所述光刻胶进行流平包括：对所述光刻胶静置、超声波震荡、加温任一项处理。
7.根据权利要求5所述的制造方法，其特征在于，所述在所述过孔内形成与所述光刻胶共面的绑定衬垫包括：采用电镀工艺在所述过孔内生长所述绑定衬垫，其中，控制电流和/或时间参数以使所述绑定衬垫与所述光刻胶共面。
8.根据权利要求5所述的制造方法，其特征在于，所述形成与所述光刻胶共面的绑定衬垫包括：形成填满并超出所述过孔的绑定衬垫；对所述绑定衬垫进行磨平以使所述绑定衬垫与所述光刻胶共面。
9.根据权利要求5所述的制造方法，其特征在于，所述在所述过孔内形成与所述光刻胶共面的绑定衬垫之后，还包括：
向所述绑定衬垫转移微发光二极管。
10.一种显示装置，其特征在于，包括根据权利要求1-4任意一项所述的显示基板。
CN201910595839.7A 2019-07-03 2019-07-03 显示基板及制造方法、显示装置 Active CN110299377B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910595839.7A CN110299377B (zh) 2019-07-03 2019-07-03 显示基板及制造方法、显示装置
US16/913,435 US20210005632A1 (en) 2019-07-03 2020-06-26 Display substrate and method of manufacturing the same, display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910595839.7A CN110299377B (zh) 2019-07-03 2019-07-03 显示基板及制造方法、显示装置

Publications (2)

Publication Number Publication Date
CN110299377A CN110299377A (zh) 2019-10-01
CN110299377B true CN110299377B (zh) 2022-12-16

Family

ID=68030261

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910595839.7A Active CN110299377B (zh) 2019-07-03 2019-07-03 显示基板及制造方法、显示装置

Country Status (2)

Country Link
US (1) US20210005632A1 (zh)
CN (1) CN110299377B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112713167B (zh) * 2019-10-25 2023-05-19 成都辰显光电有限公司 一种显示面板及显示面板的制备方法
US11848408B2 (en) 2019-12-02 2023-12-19 Boe Technology Group Co., Ltd. Drive circuit substrate, LED display panel and method of forming the same, and display device
CN112967961B (zh) * 2020-05-28 2022-05-31 重庆康佳光电技术研究院有限公司 一种转移方法及设备

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109786421A (zh) * 2019-02-28 2019-05-21 京东方科技集团股份有限公司 一种显示装置、显示背板及制作方法
CN109904080A (zh) * 2019-03-20 2019-06-18 北京京东方显示技术有限公司 一种驱动背板及其制作方法、显示装置

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005331848A (ja) * 2004-05-21 2005-12-02 Nec Lcd Technologies Ltd 液晶表示装置
KR20050112456A (ko) * 2004-05-25 2005-11-30 삼성에스디아이 주식회사 유기전계발광표시장치 및 그의 제조방법
KR100736008B1 (ko) * 2004-06-07 2007-07-06 가시오게산키 가부시키가이샤 표시장치 및 그 제조방법
JP2007115465A (ja) * 2005-10-19 2007-05-10 Toppan Printing Co Ltd 有機エレクトロルミネッセンス素子
US7482186B2 (en) * 2006-04-07 2009-01-27 Chunghwa Picture Tubes, Ltd. Method for fabricating active matrix organic light emitting diode display device and structure of such device
JP2008135259A (ja) * 2006-11-28 2008-06-12 Toppan Printing Co Ltd 有機ｅｌディスプレイパネルおよびその製造方法
KR101659953B1 (ko) * 2010-03-30 2016-09-27 삼성디스플레이 주식회사 유기 발광 디스플레이 장치 및 이의 제조 방법
JP2015057678A (ja) * 2012-01-12 2015-03-26 シャープ株式会社 タッチパネルおよびタッチパネル付き表示装置
CN103107095A (zh) * 2013-01-25 2013-05-15 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、阵列基板、显示装置
KR102205401B1 (ko) * 2014-01-14 2021-01-21 삼성디스플레이 주식회사 유기발광표시장치
KR20150135722A (ko) * 2014-05-23 2015-12-03 삼성디스플레이 주식회사 유기발광 디스플레이 장치 및 그 제조방법
CN104091886B (zh) * 2014-07-04 2016-11-23 京东方科技集团股份有限公司 一种有机薄膜晶体管、阵列基板及制备方法、显示装置
KR102389668B1 (ko) * 2015-08-19 2022-04-25 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102415044B1 (ko) * 2015-12-11 2022-07-01 삼성디스플레이 주식회사 터치 스크린 패널, 이의 제조 방법 및 터치 스크린 패널을 포함하는 터치 표시 장치
TWI569426B (zh) * 2015-12-24 2017-02-01 財團法人工業技術研究院 畫素陣列結構、顯示面板以及畫素陣列結構的製作方法
CN105633101A (zh) * 2016-04-01 2016-06-01 京东方科技集团股份有限公司 Tft阵列基板及其制造方法、显示装置
KR102604993B1 (ko) * 2016-05-17 2023-11-27 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102491880B1 (ko) * 2016-06-16 2023-01-27 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
TWI599835B (zh) * 2016-10-17 2017-09-21 友達光電股份有限公司 畫素單元及其顯示面板
KR102706584B1 (ko) * 2016-11-22 2024-09-19 삼성디스플레이 주식회사 표시 장치용 백플레인 및 이의 제조 방법
CN206628470U (zh) * 2017-03-16 2017-11-10 京东方科技集团股份有限公司 一种阵列基板及显示装置
US10629577B2 (en) * 2017-03-16 2020-04-21 Invensas Corporation Direct-bonded LED arrays and applications
KR102426607B1 (ko) * 2017-08-28 2022-07-28 삼성디스플레이 주식회사 표시 장치
KR102439307B1 (ko) * 2018-01-29 2022-09-02 삼성디스플레이 주식회사 유기발광표시장치 및 그 제조방법
KR20190114064A (ko) * 2018-03-27 2019-10-10 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
CN118574462A (zh) * 2018-03-28 2024-08-30 堺显示器制品株式会社 El显示装置及其制造方法
KR102480092B1 (ko) * 2018-04-30 2022-12-23 삼성디스플레이 주식회사 디스플레이 장치

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109786421A (zh) * 2019-02-28 2019-05-21 京东方科技集团股份有限公司 一种显示装置、显示背板及制作方法
CN109904080A (zh) * 2019-03-20 2019-06-18 北京京东方显示技术有限公司 一种驱动背板及其制作方法、显示装置

Also Published As

Publication number Publication date
US20210005632A1 (en) 2021-01-07
CN110299377A (zh) 2019-10-01

Similar Documents

Publication Publication Date Title
JP6838247B2 (ja) マイクロ発光ダイオードディスプレイパネル及びその製造方法
CN110416248B (zh) 一种显示基板及其制备方法、显示装置
CN109904080B (zh) 一种驱动背板及其制作方法、显示装置
CN108493209B (zh) 一种显示基板、显示装置以及显示基板的制作方法
CN104465479B (zh) 柔性显示基板母板及柔性显示基板的制备方法
CN110299377B (zh) 显示基板及制造方法、显示装置
CN105789225B (zh) 阵列基板母板及其制作方法、显示装置及其制作方法
CN109860224B (zh) 显示基板及其制作方法、显示面板、显示装置
CN104216182B (zh) 阵列基板及其制造方法和显示面板
CN111276474B (zh) 显示面板以及显示装置
JP2022539621A (ja) ディスプレイパネル及びその製造方法、表示装置
WO2020211808A1 (zh) 显示基板、显示面板、显示装置及制作方法
JP6521534B2 (ja) 薄膜トランジスタとその作製方法、アレイ基板及び表示装置
US11121068B2 (en) Array substrate, display device, method for manufacturing them, and spliced display device
CN111584507B (zh) 显示面板及其制作方法、显示终端
TW202127403A (zh) 顯示面板
WO2020047888A1 (zh) 显示面板及其制作方法
CN102931330A (zh) Led平板显示单元的制备方法
WO2018171268A1 (zh) 基板及其制备方法、显示面板和显示装置
CN109671748A (zh) 一种显示面板及其制作方法
WO2015039493A1 (zh) 电致发光装置及其制备方法
WO2020124782A1 (zh) 像素模块及显示设备
CN112313806B (zh) 显示背板及制作方法、显示面板及制作方法、显示装置
US20240038775A1 (en) Display panel and method for manufacturing same
CN103972243B (zh) 一种阵列基板及其制作方法、显示装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant