[go: up one dir, main page]

CN101887879A - 内埋式单层金属层基板、应用之封装件及基板制造方法 - Google Patents

内埋式单层金属层基板、应用之封装件及基板制造方法 Download PDF

Info

Publication number
CN101887879A
CN101887879A CN2009101659176A CN200910165917A CN101887879A CN 101887879 A CN101887879 A CN 101887879A CN 2009101659176 A CN2009101659176 A CN 2009101659176A CN 200910165917 A CN200910165917 A CN 200910165917A CN 101887879 A CN101887879 A CN 101887879A
Authority
CN
China
Prior art keywords
patterned
layer
dielectric layer
metal layer
patterned dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2009101659176A
Other languages
English (en)
Other versions
CN101887879B (zh
Inventor
黄士辅
苏洹漳
陈嘉成
陈家庆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Publication of CN101887879A publication Critical patent/CN101887879A/zh
Application granted granted Critical
Publication of CN101887879B publication Critical patent/CN101887879B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205—Shape
    • H01L2224/32057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85455—Nickel (Ni) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/85498—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/85598—Fillers
    • H01L2224/85599—Base material
    • H01L2224/856—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85663—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/85664—Palladium (Pd) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01059—Praseodymium [Pr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Laminated Bodies (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

一种单层金属层基板结构，应用于一封装件，其基板结构包括一第一图案化介电层(first patterned dielectric layer)、一图案化金属层(patterned metal layer)和一第二图案化介电层(second patterned dielectric layer)。图案化金属层内埋于第一图案化介电层，且图案化金属层的上表面与第一图案化介电层的上表面为一共平面，其中第一图案化介电层的下表面至少暴露出部分图案化金属层，以形成下方对外电性连接的数个第一接点。第二图案化介电层位于图案化金属层和第一图案化介电层的上方，且第二图案化介电层至少暴露出图案化金属层的部分上表面，以形成上方对外电性连接的数个第二接点。封装件结构则包括至少一晶粒(die)与上述基板的第二接点电性连接，和覆盖第一图案化介电层、图案化金属层、第二图案化介电层和晶粒的胶体(Molding Compound)。

Description

内埋式单层金属层基板、应用之封装件及基板制造方法
技术领域
本发明是有关于一种基板结构、应用之封装件结构及基板的制造方法，且特别是有关于一种内埋式单层金属层的基板及其封装件结构、和基板的制造方法。
背景技术
集成电路(IC)构装技术是电子产业中重要的一环，电子构装主要的功用在于保护、支撑、线路配置与制造出散热途径，并提供零件一个模块化与规格标准。在1990年代主要是利用球栅数组(Ball Grid Array，BGA)的封装方式进行电子构装，其优点为散热性佳与电性好、接脚数可以大量增加，可有效缩小封装体面积。
然而，随着全球个人计算机、消费性电子产品及通讯产品不断要求轻薄短小更要具备高效能的趋势下，芯片所要求的电气特性不但要愈好，整体体积要愈小，但I/O端口的数目却是往上提高。随着I/O数量增加、积体化线路间距缩小，要想在BGA基板上高效率地布置走线变得困难，例如在点18工艺(线宽0.18μm)或是高速(如800MHz以上)的IC设计上，有大幅增加I/O密度的趋势。因此开发出具有高I/O、细微的线路间距、和优良电性的载板一直是各载板厂争相努力的目标。除了这些需求，下游产品系统整合化的要求将日趋明显，因此多芯片模块(Multi-chip Module，MCM)工艺对MCM载板的需求也大幅提高。而快速增加的微电子系统需求(特别是关于系统大小和芯片整合增益部分)也更加速了芯片级尺寸封装(Chip Scale Packaging，CSP)技术的采用。
随着芯片级尺寸封装(CSP)技术的成熟，追求性能与成本的系统型半导体封装方式-系统封装(System in Package，SiP)也成为封装技术的主流，主要是因为产品的尺寸越来越小、功能越趋繁多，必须应用SiP技术以满足市场的需求。系统封装SiP包括了将芯片(Chip)或是被动组件(Passive Components)或是其它模块进行构装。系统封装也包括了不同技术如PiP(Package in Package)、PoP(Package on Package)、平面型的多芯片模块封装、或是为节省面积将不同功能芯片堆栈(Stack)起来的3D堆栈封装，这些都属于系统封装(SiP)技术的发展范畴，该用何种型态封装也视应用需求而有所差异。因此SiP的定义十分广泛。在系统封装(SiP)技术中，所使用的接合技术也有很多种，例如是打线连接(Wire Bonding)、覆晶式(Flip Chip)接合和使用多种接合技术(Hybrid-type)等等。
以系统封装(System in Package)裸晶为例，它可将不同数字或模拟功能的裸晶，以凸块(Bump)或打线(Wire Bond)方式连结于芯片载板上，该载板中已有部分内埋被动组件或线路设计，此具有电性功能的载板，称为整合性基板(Integrated Substrate)或功能性基板(Functional Substrate)。请参照第1A～1F图，其绘示一种传统整合性基板的工艺示意图。首先，提供一铜箔基板(copper clad laminate，CCL)，在一中心层(Core)102的上下表面各形成第一导电层103和第二导电层104，导电层的材料例如是金属铜，如图1A所示。接着，对铜箔基板进行钻孔，形成孔洞106，接着整体镀上铜层107，其铜层107形成于第一导电层103和第二导电层104上方，和孔洞内壁，如图1B、1C所示。之后，对于中心层102上下两侧的金属铜层进行图案化，以形成整合性基板所需的线路图形。如图1D所示，在中心层102上下两侧的金属铜层上分别形成(ex：曝光显影)图案化干膜108，再如图1E所示对金属铜层进行蚀刻，最后如图1F所示去除图案化干膜108，完成导线(Metal traces)的制作。之后可以再进行后续工艺，例如印制上防焊绿漆(Solder mask，SM)并对绿漆曝光/显影而暴露出所需的导线表面，再对导线表面进行处理如镀上镍/金(Ni/Au)，而完成最后产品。
另外，也有更高阶的整合性基板在工艺中是将通孔部份直接镀满导电材料(如金属铜)，再对于中心层上下两侧的金属铜层进行图案化，以形成整合性基板所需的线路图形，如图2所示，其为另一种传统整合性基板的示意图。然而，将通孔镀满的技术较为复杂，也需较长时间镀制，且金属铜层115、116、117厚度控制不易(特别是金属铜层117的部份)。又图1F和图2所示的基板结构主要是有2层导电铜层分别形成于中心层102/112的上下两侧，因此又习称为”2层基板”。
当电子产品的体积日趋缩小，所采用的基板结构的体积和线路间距也必须随的减小。然而，在目前现有的基板结构和工艺技术能力下，不论是如图1F或图2所示的基板态样，要使基板再薄化和线路间距再缩小的可能性很小，不利于应用在小型尺寸的电子产品上。再者，对于定位在较低市场价格的小型电子产品，除了尺寸和性能，其基板的制造成本也是必须考虑的重要因素之一。因此，如何开发出新颖的薄型整合性基板，不但工艺快速简单又适合量产，并可兼具低制造成本和高产品良率的优点，以符合应用电子产品对于尺寸、外型轻薄化和价格的需求，实为相关业者努力的一大重要目标。
发明内容
本发明是有关于一种内埋式单层金属层基板及应用其的封装件结构、和基板的制造方法。其基板制作主要是应用第一图案化介电层、图案化金属层和第二图案化介电层等三层结构，且图案化金属层内埋于第一图案化介电层。所形成的基板结构整体厚度降低，且工艺简单快速，适合量产，亦可降低制造成本但保有高产品良率，符合市场产品轻薄化和低成本的需求。
根据本发明，提出一种单层金属层基板结构，包括一第一图案化介电层(first patterned dielectric layer)、一图案化金属层(patterned metal layer)和一第二图案化介电层(second patterned dielectric layer)。图案化金属层内埋于第一图案化介电层，且图案化金属层的上表面与第一图案化介电层的上表面为一共平面，其中第一图案化介电层的下表面至少暴露出部分图案化金属层，以形成下方对外电性连接的数个第一接点。第二图案化介电层位于该图案化金属层及第一图案化介电层上方，且第二图案化介电层至少暴露出图案化金属层的部分上表面，以形成上方对外电性连接的数个第二接点。
根据本发明，提出一种封装件结构，包括：上述的基板结构；至少一晶粒(die)与第二接点电性连接；和一胶体(Molding Compound)，配置于第一图案化介电层的上表面上方，并覆盖第一图案化介电层、图案化金属层、第二图案化介电层和晶粒。
根据本发明，提出一种单层金属层基板的制造方法，包括：形成一图案化金属层；形成一第一图案化介电层于图案化金属层的下表面处；和形成一第二图案化介电层于图案化金属层的上表面处。其中，图案化金属层的上表面与第一图案化介电层的上表面成一平面，且第一图案化介电层的下表面至少暴露出部分图案化金属层的下表面，以形成下方对外电性连接的数个第一接点。形成第二图案化介电层于图案化金属层的上表面时，第二图案化介电层至少暴露出图案化金属层的部分上表面，以形成上方对外电性连接的数个第二接点。
为让本发明的上述内容能更明显易懂，下文特举较佳实施例，并配合所附图式，作详细说明如下：
附图说明
图1A～1F绘示一种传统整合性基板的工艺示意图。
图2为另一种传统整合性基板的示意图。
图3A～3I绘示本发明第一实施例的单层金属层基板的制造方法。
图4是绘示应用本发明第一实施例的图3I基板的封装件示意图。
图5A绘示本发明第二实施例的单层金属层基板的示意图。
图5B绘示应用本发明第二实施例的图5A基板的封装件示意图。
主要组件符号说明
102：中心层
103：第一导电层
104：第二导电层
106：孔洞
107、115、116、117：铜层
108：图案化干膜
20：载板
201、202：金属箔膜
301、302：图案化金属层
303、304：第一图案化介电层
305、306：第二图案化介电层
303a、303b、304a、304b、305a、305b、306a、306b：开口
308a：第一表面处理层
308b：第二表面处理层
3013：第二接点
3015：第一接点
3017：芯片垫
41、42：结构体
51、52：基板结构
522：芯片容置区域
61、62封装件结构
601黏性物质
602晶粒
603a、603b焊线
607胶体
d1、d2间距
h1第二图案化介电层的厚度
h2晶粒的厚度
具体实施方式
本发明提出一种内埋式单层金属层基板及应用其的封装件结构、和基板的制造方法，主要是应用第一图案化介电层、图案化金属层和第二图案化介电层等三层结构形成基板，其中，图案化金属层(patterned metal layer)内埋于第一图案化介电层，且图案化金属层的上表面与第一图案化介电层的上表面共平面，第一图案化介电层的下表面至少暴露出部分图案化金属层，以形成下方对外电性连接的数个第一接点(例如为锡球垫，ball pads)。。。第二图案化介电层则位于图案化金属层上方，且第二图案化介电层至少暴露出图案化金属层的部分上表面，以形成上方对外电性连接的数个第二接点(例如为焊垫，bonding pads)。
相较于传统的”2层基板”结构，本发明所提出的基板结构及应用此基板的封装件其整体厚度大为降低，轻薄的外型十分适合小尺寸应用产品的需求。再者，本发明所提出的基板结构及应用此基板的封装件，及其相关制造方法，不但工艺快速简单又适合量产，亦可兼具低制造成本和高产品良率的优点，符合应用电子产品对于尺寸、外型轻薄化和低价格的需求。特别是对于市场价格较低的小型电子产品，更是具有市场竞争力。
以下根据本发明提出实施例，以详细说明本发明的基板结构及应用的封装件的制造方法。然而，实施例中所提出的基板结构仅为举例说明之用，并非作为限缩本发明保护范围之用。应用时可依实际条件的需求对基板的结构态样稍作修改。再者，实施例的图标仅绘示本发明技术的相关组件，省略不必要的组件，以清楚显示本发明的技术特点。
第一实施例
请参照图3A～3I，其绘示本发明第一实施例的单层金属层基板的制造方法。首先，形成一内埋式图案化金属层。在第一实施例中应用一载板(carrier)完成图案化金属层的制作作说明，但本发明并不以此为限。
如图3A所示，提供一载板20，且载板20的上下表面皆具有一金属箔膜(metal foil)201、202。实际应用时，例如是使用厚度约12μm的铜箔作为金属箔膜201、202。
之后，如图3B所示，在金属箔膜201、202上各形成一图案化金属层301、302。其中，形成图案化金属层301、302的步骤例如是：分别形成一金属层(未显示)于金属箔膜201、202上，再形成干膜(dry film，未显示)于金属层上并进行曝光和显影以图案化干膜，根据干膜的图案对金属层进行蚀刻完成影像转移，以形成图案化金属层301、302，完成影像转移后移除图案化干膜。
接着，如图3C所示，在图案化金属层301、302的下表面处各形成一第一图案化介电层303、304，且第一图案化介电层303的下表面具有数个开口303a、303b，以暴露出部分图案化金属层301的下表面。同样的，第一图案化介电层304的下表面具有数个开口304a、304b，以暴露出部分图案化金属层302的下表面。
然后，如图3D所示，将目前载板20上所形成的结构体41、42自载板20上移除。其中，结构体41包括金属箔膜201、图案化金属层301和第一图案化介电层303；同样的，位于载板20另一侧的结构体42包括金属箔膜202、图案化金属层302和第一图案化介电层304。
接着，反转并重新设置结构体41、42，使两第一图案化介电层303、304的下表面分别设置于载体20上，如图3E所示。
之后，如图3F所示，移除金属箔膜201、202，此时图案化金属层301的上表面与第一图案化介电层303的上表面共平面；同样的，位于载板20另一侧的图案化金属层302的上表面与第一图案化介电层304的上表面齐平。因此，图案化金属层301、302分别内埋于第一图案化介电层303、304中。
然后，如图3G所示，于图案化金属层301、302和第一图案化介电层303、304的上表面处分别形成一第二图案化介电层305、306，且第二图案化介电层305、306分别具有开口305a、305b、306a、306b，以至少暴露出图案化金属层301、302的部分上表面。
接着，将所形成的结构自载板20上移除，如图3H所示。
以载板20上侧的基板结构为例，第一图案化介电层303的下表面至少暴露出部分图案化金属层301的下表面，以形成基板下方对外电性连接的数个第一接点3015，例如在某些应用例中可在第一接点处形成或填充一导电物质，如锡球，此时第一接点3015即为锡球垫(ball pads)。而第二图案化介电层305至少暴露出图案化金属层301的部分上表面，以形成基板上方对外电性连接的数个第二接点3013，例如某些应用例中的焊垫(bonding pads)。在实际应用时，第一图案化介电层303、304和第二图案化介电层305、306例如是包括至少一槽状开口(Slot opening)，以暴露出该些个第一接点3015和第二接点3013。
另外，在实施例中，第一图案化介电层303、304和第二图案化介电层305、306的材料例如是选用防焊绿漆(solder mask，SM)、液晶聚合物(liquid crystal polyester，LCP)、聚丙烯(polypropylene，PP)、或胶体(molding compound)等等，且第一图案化介电层303、304和第二图案化介电层305、306的材料可以相同或不同，本发明对此并不特别限制。
然后，可再对图案化金属层301裸露于第一、二图案化介电层303、305外的部分，进行后续表面处理而完成基板结构51的制造。如图3I所示，在裸露于第二图案化介电层305外的任一或多个第二接点3013的表面上形成第一表面处理层308a；在裸露于第一图案化介电层303外的任一或多个第一接点3015的表面上形成第二表面处理层308b。其中，第一、二表面处理层308a、308b的材料例如是包括镍/金、镍/银、金、锡及其合金(如锡铅合金)、或银。另外，也可依实际应用条件，以其它材料进行后处理，例如ENEPIG、OSP等，本发明对此并不多作限制。再者，于一应用例中，在第二接点3013上所形成的第一表面处理层308a亦可分别与第二图案化介电层305的侧壁相隔一间距(d1/d2)，且该些间距可以相同或相异，视应用时的实际图形而定，本发明对此并不多作限制。
图4是绘示应用本发明第一实施例的图3I基板的封装件示意图。如图4的封装件结构61所示，制作时应用一黏性物质(例如环氧树脂)601将一晶粒602黏附在第二图案化介电层305上方，并且经由焊线603a、603b电性连接晶粒602的一主动表面与第二接点3013处的第一表面处理层308a；之后，再形成一胶体(Molding Compound)607于第一图案化介电层303的上方，以密封第一图案化介电层303、图案化金属层301、第二图案化介电层305、晶粒602和焊线603a、603b。胶体607的材料一般为绝缘的封装材料，常见的例如是环氧树脂。
根据上述，在第一实施例中所制作的基板结构，如图3I和图4所示，所形成的图案化金属层301内埋于第一图案化介电层303中，且图案化金属层301的上表面与第一图案化介电层303的上表面齐平，之后再于图案化金属层301上方形成第二图案化介电层305。相较于传统的基板结构，依照本发明所制作的基板结构仅包括两层图案化介电层(303/305)和单层金属层(作为导线层)，其基板结构厚度仅约40μm～130μm，使整体厚度大为降低，如此轻薄的外型十分适合小尺寸应用产品的需求。另外，相较于传统工艺，第一实施例所提出的工艺更为简易迅速，并可制作出细微的线路间距。
再者，虽然在上述实施例中为提高生产力，在流程中于载板20的两侧同时制作出两组基板结构作说明，但本发明并不受限于此，实际应用时可视操作状况而进行调整，例如在图3A～3H中仅在载板20的单一侧进行工艺亦可形成如实施例图3I所示的基板结构，因此本发明对此并不多作限制。
第二实施例
除了第一实施例中所示的基板结构51(图3I)，也可稍加变化上述工艺而制作出本发明其它态样的基板。请参照图5A，其绘示本发明第二实施例的单层金属层基板的示意图。第一、二实施例中，相同组件沿用相同标号。
制作如图5A所示的基板结构52时，同样可应用如图3A～3H所示的步骤进行基板制作，在此不再赘述。第二实施例的图案化金属层301除了第一接点3015和第二接点3013，还包括了至少一芯片垫(die pad)3017。因此在第二实施例中，图案化金属层301包括了芯片垫2071、多个第一接点3015(ex：焊垫)和多个第二接点3013(ex：锡球垫)。与第一实施例不同的是，在第二实施例中形成第二图案化介电层305(图3G)时，第二图案化介电层305更在对应芯片垫3017的位置形成一芯片容置区域(die-receiving area)522。如图5A所示，芯片容置区域522完全暴露出芯片垫3017。
图5B绘示应用本发明第二实施例的图5A基板的封装件示意图。如图5B的封装件结构62所示，制作时亦应用一黏性物质(例如环氧树脂)601将一晶粒602设置在芯片容置区域522内并黏附于图案化金属层301的芯片垫3017上方，并且经由焊线603a、603b电性连接晶粒602的一主动表面与第二接点3013处的第一表面处理层308a；之后，再形成一胶体607(如环氧树脂)于第一图案化介电层303的上方，以密封第一图案化介电层303、图案化金属层301、第二图案化介电层305、晶粒602和焊线603a、603b。其中，晶粒602的厚度h2小于第二图案化介电层305的厚度h1，因此可再降低封装后的整体厚度。
同样的，对于图5A和图5B的基板结构而言，所形成的图案化金属层301亦内埋于第一图案化介电层303中，且图案化金属层301的上表面与第一图案化介电层303的上表面齐平。相较于传统的基板结构，依照本发明所制作的基板结构仅包括两层图案化介电层(303/305)和单层金属层(作为导线层)，其基板结构很薄，且封装件整体厚度更为降低，如此轻薄的外型十分适合小尺寸应用产品的需求。
值得注意的是，虽然上述实施例中提出两种基板结构61、62和相关封装件71、72作举例说明，但其最终结构仍是依照实际应用条件而作相关调整，例如封装时晶粒连接可采用打线或覆晶方式连接，介电层图案、金属层图案、...等等，该些选择并不局限于上述图式所绘制的态样。
综上所述，根据本发明实施例所制作出的内埋式基板结构，其厚度范围约在40μm～130μm，相较于传统的”2层基板”结构，本发明所提出的基板厚度、及应用此基板的封装件的整体厚度都可大为下降，其轻薄的外型十分适合小尺寸应用产品的需求。再者，本发明所提出此基板结构及应用其的封装件的制造方法，其工艺不但快速简单又十分适合量产，兼具低制造成本和高产品良率的优点，符合应用电子产品对于尺寸、外型轻薄化和低价格的需求。因此，比起传统的基板结构，本发明所提出的基板结构及应用其的封装件更是适合应用于市场价格较低的小型电子产品，十分具有市场竞争力。
综上所述，虽然本发明已以较佳实施例揭露如上，然其并非用以限定本发明。本发明所属技术领域中具有通常知识者，在不脱离本发明的精神和范围内，当可作各种的更动与润饰。因此，本发明的保护范围当视后附的权利要求书所界定者为准。

Claims (19)

1.一种单层金属层基板结构，包括：
一第一图案化介电层(first patterned dielectric layer)，具有一上表面和一下表面；
一图案化金属层(patterned metal layer)，内埋于该第一图案化介电层，且该图案化金属层的一上表面与该第一图案化介电层的该上表面为一共平面，其中该第一图案化介电层至少暴露出部分该图案化金属层，以形成下方对外电性连接的数个第一接点；和
一第二图案化介电层(second patterned dielectric layer)，位于该图案化金属层及该第一图案化介电层上方，且该第二图案化介电层至少暴露出该图案化金属层的部分该上表面，以形成上方对外电性连接的数个第二接点。
2.如权利要求1所述的基板结构，更包括：
一第一表面处理层(First surface finish layer)，形成于该些第二接点的任一或多者的表面上；和
一第二表面处理层(Second surface finish layer)，至少覆盖该些第一接点的任一或多者的表面。
3.如权利要求2所述的基板结构，其中该第一和该第二表面处理层的材料包括镍/金、镍/银、金、锡及其合金、银、或OSP。
4.如权利要求1所述的基板结构，其中该第一和该第二图案化介电层的材料为防焊绿漆(solder mask，SM)、液晶聚合物(liquid crystal polyester，LCP)、聚丙烯(polypropylene，PP)、或胶体(molding compound)。
5.如权利要求1所述的基板结构，其厚度范围约在40μm～130μm之间。
6.一种具有单层金属层基板的封装件结构，包括：
一单层金属层基板，其中该基板包含一第一图案化介电层、一图案化金属层、以及于该图案化金属层上方配置一第二图案化介电层，该图案化金属层是内埋于该第一图案化介电层，且该图案化金属层的一上表面与该第一图案化介电层的一上表面为一共平面，其中该第一图案化介电层至少暴露出部分该图案化金属层，以形成下方对外电性连接的数个第一接点，而该第二图案化介电层至少暴露出部分该图案化金属层的该上表面，以形成上方对外电性连接的数个第二接点；和
至少一晶粒(die)与该些第二接点电性连接；以及
一胶体(Molding compound)，配置于该第一图案化介电层的该上表面上方，并覆盖该第一图案化介电层、该图案化金属层、该第二图案化介电层和该晶粒。
7.如权利要求6所述的封装件结构，更包括：
一第一表面处理层(First surface finish layer)，形成于该些第二接点的任一或多者的表面；和
一第二表面处理层(Second surface finish layer)，至少覆盖该些第一接点的任一或多者的表面。
8.如权利要求7所述的封装件结构，其中该第一和该第二表面处理层的材料包括镍/金、镍/银、金、锡及其合金、银、或OSP。
9.如权利要求6所述的封装件结构，其中该第一和该第二图案化介电层的材料为防焊绿漆(solder mask，SM)、液晶聚合物(liquid crystal polyester，LCP)、聚丙烯(polypropylene，PP)、或胶体(molding compound)。
10.如权利要求6所述的封装件结构，其中该单层金属层基板的丨厚度范围约在40μm～130μm之间。
11.如权利要求6所述的封装件结构，包括数个条焊线电性连接该晶粒的一主动表面和该些第二接点。
12.如权利要求11所述的封装件结构，其中该些焊线的材质包括金、银、铜、铝及其合金。
13.如权利要求6所述的封装件结构，其中该些第一接点填充一导电物质，包括锡球。
14.一种单层金属层基板的制造方法，包括：
形成一图案化金属层(patterned metal layer)；
形成一第一图案化介电层于该图案化金属层的一下表面处，并使该图案化金属层的一上表面与该第一图案化介电层的一上表面成为一共平面，其中该第一图案化介电层至少暴露出部分该图案化金属层的该下表面，以形成下方对外电性连接的数个第一接点；和
形成一第二图案化介电层于该图案化金属层的该上表面，且该第二图案化介电层至少暴露出该图案化金属层的部分该上表面，以形成上方对外电性连接的数个第二接点。
15.如权利要求14项所述基板的制造方法，包括：
提供一载板(carrier)，且该载板至少一表面具有一金属箔膜(metal foil)；
在该金属箔膜上形成该图案化金属层；以及
在该图案化金属层的该下表面处形成该第一图案化介电层，且该第一图案化介电层形成有数个开口以暴露出部分该图案化金属层的该下表面，以形成该些第一接点。
16.如权利要求15项所述基板的制造方法，其中形成该图案化金属层的步骤包括：
形成一金属层于该金属箔膜上；
形成一干膜(dry film)于该金属层上并进行曝光和显影以图案化该干膜；
根据该干膜的图案对该金属层进行蚀刻以完成影像转移，形成该图案化金属层；和
移除该图案化干膜。
17.如权利要求14所述基板的制造方法，包括：
将该金属箔膜、该图案化金属层和该第一图案化介电层所形成的一结构体自该载板上移除；
反转并重新设置该结构体，使该第一图案化介电层设置于该载体上；
移除该金属箔膜，此时该图案化金属层的该上表面与该第一图案化介电层的该上表面齐平；
形成该第二图案化介电层于该图案化金属层的该上表面，且该第二图案化介电层至少暴露出该图案化金属层的部分该上表面，以形成该些第二接点；和
移除该载板。
18.如权利要求17所述基板的制造方法，其中在提供的该载板的上下两侧各形成一金属箔膜(metal foil)，并接着在该载板的上下两侧同时进行形成该图案化金属层、形成该第一图案化介电层、反转并重新设置该结构体于该载板、移除该金属箔膜、形成该第二图案化介电层、和移除该载板等步骤，以形成两组基板结构。
19.如权利要求14所述基板的制造方法，更包括：
形成一第一表面处理层于该些第二接点的任一或多者的表面上；和
形成一第二表面处理层，以至少覆盖该些第一接点的任一或多者的表面。
CN2009101659176A 2009-05-13 2009-08-11 内埋式单层金属层基板、应用之封装件及基板制造方法 Active CN101887879B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17765209P 2009-05-13 2009-05-13
US61/177,652 2009-05-13

Publications (2)

Publication Number Publication Date
CN101887879A true CN101887879A (zh) 2010-11-17
CN101887879B CN101887879B (zh) 2012-11-07

Family

ID=43067598

Family Applications (4)

Application Number Title Priority Date Filing Date
CN2009101592867A Active CN101887874B (zh) 2009-05-13 2009-08-06 单层金属层基板结构及其制造方法、和应用之封装件结构
CN2009101659176A Active CN101887879B (zh) 2009-05-13 2009-08-11 内埋式单层金属层基板、应用之封装件及基板制造方法
CN2009101704294A Active CN101887875B (zh) 2009-05-13 2009-08-18 单层金属层基板结构、应用之封装件结构及其制造方法
CN2009102531108A Active CN101887869B (zh) 2009-05-13 2009-12-01 单层金属层基板结构、应用之封装件结构及其制造方法

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN2009101592867A Active CN101887874B (zh) 2009-05-13 2009-08-06 单层金属层基板结构及其制造方法、和应用之封装件结构

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN2009101704294A Active CN101887875B (zh) 2009-05-13 2009-08-18 单层金属层基板结构、应用之封装件结构及其制造方法
CN2009102531108A Active CN101887869B (zh) 2009-05-13 2009-12-01 单层金属层基板结构、应用之封装件结构及其制造方法

Country Status (3)

Country Link
US (1) US8399776B2 (zh)
CN (4) CN101887874B (zh)
TW (4) TW201041105A (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102693948A (zh) * 2011-03-24 2012-09-26 欣兴电子股份有限公司 封装结构
US8786108B2 (en) 2010-09-01 2014-07-22 Unimicron Technology Corporation Package structure
CN113991004A (zh) * 2021-10-26 2022-01-28 东莞市中麒光电技术有限公司 Led基板制作方法、led基板、led器件制作方法及led器件

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0703172D0 (en) 2007-02-19 2007-03-28 Pa Knowledge Ltd Printed circuit boards
US8288869B2 (en) * 2009-05-13 2012-10-16 Advanced Semiconductor Engineering, Inc. Semiconductor package with substrate having single metal layer and manufacturing methods thereof
US20100289132A1 (en) * 2009-05-13 2010-11-18 Shih-Fu Huang Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
US8367473B2 (en) * 2009-05-13 2013-02-05 Advanced Semiconductor Engineering, Inc. Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof
US8227904B2 (en) 2009-06-24 2012-07-24 Intel Corporation Multi-chip package and method of providing die-to-die interconnects in same
TWI425603B (zh) * 2009-09-08 2014-02-01 Advanced Semiconductor Eng 晶片封裝體
US8786062B2 (en) 2009-10-14 2014-07-22 Advanced Semiconductor Engineering, Inc. Semiconductor package and process for fabricating same
US20110084372A1 (en) 2009-10-14 2011-04-14 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US8461036B2 (en) * 2009-12-22 2013-06-11 Intel Corporation Multiple surface finishes for microelectronic package substrates
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
TWI411075B (zh) 2010-03-22 2013-10-01 Advanced Semiconductor Eng 半導體封裝件及其製造方法
GB2485419B (en) * 2010-11-15 2015-02-25 Semblant Ltd Method for reducing creep corrosion
TWI487080B (zh) * 2010-12-23 2015-06-01 欣興電子股份有限公司 無核心層之封裝基板及其製法
TWI451550B (zh) * 2011-01-14 2014-09-01 Unimicron Technology Corp 封裝基板及其製法
US9142426B2 (en) * 2011-06-20 2015-09-22 Cyntec Co., Ltd. Stack frame for electrical connections and the method to fabricate thereof
KR101814824B1 (ko) * 2011-12-26 2018-01-04 엘지이노텍 주식회사 칩 패키지 부재 제조 방법 및 그 칩 패키지 부재
KR101897102B1 (ko) * 2012-03-20 2018-10-22 엘지이노텍 주식회사 스마트 ic용 칩 패키지 부재 제조 방법 및 칩 패키지 제조방법
US9818714B2 (en) * 2011-09-02 2017-11-14 Lg Innotek Co., Ltd. Method of manufacturing substrate for chip packages and method of manufacturing chip package
KR101795054B1 (ko) * 2011-09-02 2017-12-01 엘지이노텍 주식회사 칩 패키지 부재 및 그 제조 방법
KR101897015B1 (ko) * 2012-04-16 2018-09-12 엘지이노텍 주식회사 칩 패키지 부재 제조 방법 및 칩 패키지 제조방법
TWI482249B (zh) * 2011-09-02 2015-04-21 Lg Innotek Co Ltd 用於晶片封裝之基板及其製造方法
US20130155629A1 (en) * 2011-12-19 2013-06-20 Tong Hsing Electronic Industries, Ltd. Hermetic Semiconductor Package Structure and Method for Manufacturing the same
TWI458026B (zh) * 2012-01-13 2014-10-21 Dawning Leading Technology Inc 內嵌封裝體之封裝模組及其製造方法
KR102014088B1 (ko) * 2012-03-20 2019-08-26 엘지이노텍 주식회사 메모리카드, 메모리 카드용 인쇄회로기판 및 이의 제조 방법
KR101897069B1 (ko) * 2012-04-16 2018-09-12 엘지이노텍 주식회사 칩 패키지 부재 제조 방법 및 칩 패키지 제조방법
KR101886346B1 (ko) * 2012-06-27 2018-08-09 엘지이노텍 주식회사 스마트 ｉｃ용 인쇄회로기판 및 그 제조 방법
US9023690B2 (en) * 2012-11-19 2015-05-05 United Test And Assembly Center Leadframe area array packaging technology
KR102119760B1 (ko) * 2012-12-17 2020-06-08 엘지이노텍 주식회사 Ic 모듈용 인쇄회로기판 및 그 제조방법
US9087777B2 (en) * 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
WO2015057216A1 (en) * 2013-10-16 2015-04-23 Intel Corporation Integrated circuit package substrate
CN104576427A (zh) * 2013-10-29 2015-04-29 景硕科技股份有限公司 通讯芯片卡基板的制作方法
CN104616996A (zh) * 2013-11-05 2015-05-13 景硕科技股份有限公司 芯片卡基板的制作方法
CN104701191A (zh) 2013-12-06 2015-06-10 毅宝力科技有限公司 生产制造载体的系统和方法
US9711376B2 (en) 2013-12-06 2017-07-18 Enablink Technologies Limited System and method for manufacturing a fabricated carrier
EP2881986A3 (en) 2013-12-06 2015-08-12 Ka Wa Cheung System and method for manufacturing a cavity down fabricated carrier
US9275955B2 (en) 2013-12-18 2016-03-01 Intel Corporation Integrated circuit package with embedded bridge
CN104538369A (zh) * 2014-12-16 2015-04-22 南通富士通微电子股份有限公司 单层基板封装结构
US10283480B2 (en) * 2015-08-06 2019-05-07 Qorvo Us, Inc. Substrate structure with selective surface finishes for flip chip assembly
CN107404804B (zh) * 2016-05-20 2020-05-22 鹏鼎控股(深圳)股份有限公司 电路板及其制作方法
US10468342B2 (en) * 2018-02-02 2019-11-05 Compass Technology Company, Ltd. Formation of fine pitch traces using ultra-thin PAA modified fully additive process
US11107753B2 (en) * 2018-11-28 2021-08-31 Semiconductor Components Industries, Llc Packaging structure for gallium nitride devices
US11342254B2 (en) * 2020-03-16 2022-05-24 Qualcomm Incorporated Multi-dielectric structure in two-layer embedded trace substrate

Family Cites Families (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592025A (en) 1992-08-06 1997-01-07 Motorola, Inc. Pad array semiconductor device
US6177636B1 (en) 1994-12-29 2001-01-23 Tessera, Inc. Connection components with posts
US6826827B1 (en) 1994-12-29 2004-12-07 Tessera, Inc. Forming conductive posts by selective removal of conductive material
US5583376A (en) 1995-01-03 1996-12-10 Motorola, Inc. High performance semiconductor device with resin substrate and method for making the same
JP3475569B2 (ja) * 1995-03-28 2003-12-08 イビデン株式会社 パッケージ及びその製造方法
JP3176542B2 (ja) 1995-10-25 2001-06-18 シャープ株式会社 半導体装置及びその製造方法
JP3080579B2 (ja) 1996-03-06 2000-08-28 富士機工電子株式会社 エアリア・グリッド・アレイ・パッケージの製造方法
JP3679199B2 (ja) 1996-07-30 2005-08-03 日本テキサス・インスツルメンツ株式会社 半導体パッケージ装置
JPH1174651A (ja) 1997-03-13 1999-03-16 Ibiden Co Ltd プリント配線板及びその製造方法
JPH10270592A (ja) 1997-03-24 1998-10-09 Texas Instr Japan Ltd 半導体装置及びその製造方法
JPH1154658A (ja) 1997-07-30 1999-02-26 Hitachi Ltd 半導体装置及びその製造方法並びにフレーム構造体
JP3351312B2 (ja) * 1997-09-26 2002-11-25 日立電線株式会社 Ｔ−ｂｇａ用ｔａｂテープの製造方法
JPH11307689A (ja) 1998-02-17 1999-11-05 Seiko Epson Corp 半導体装置、半導体装置用基板及びこれらの製造方法並びに電子機器
US6080932A (en) 1998-04-14 2000-06-27 Tessera, Inc. Semiconductor package assemblies with moisture vents
JP3310617B2 (ja) 1998-05-29 2002-08-05 シャープ株式会社 樹脂封止型半導体装置及びその製造方法
JP3844032B2 (ja) 1998-07-14 2006-11-08 日本テキサス・インスツルメンツ株式会社 半導体装置及びその製造方法
US6486544B1 (en) 1998-09-09 2002-11-26 Seiko Epson Corporation Semiconductor device and method manufacturing the same, circuit board, and electronic instrument
JP2000236040A (ja) 1999-02-15 2000-08-29 Hitachi Ltd 半導体装置
US6580159B1 (en) 1999-11-05 2003-06-17 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US6331451B1 (en) 1999-11-05 2001-12-18 Amkor Technology, Inc. Methods of making thin integrated circuit device packages with improved thermal performance and substrates for making the packages
US6271057B1 (en) 1999-11-19 2001-08-07 Advanced Semiconductor Engineering, Inc. Method of making semiconductor chip package
US6242815B1 (en) 1999-12-07 2001-06-05 Advanced Semiconductor Engineering, Inc. Flexible substrate based ball grid array (BGA) package
JP2001217354A (ja) 2000-02-07 2001-08-10 Rohm Co Ltd 半導体チップの実装構造、および半導体装置
JP4075306B2 (ja) 2000-12-19 2008-04-16 日立電線株式会社 配線基板、ｌｇａ型半導体装置、及び配線基板の製造方法
US6663946B2 (en) * 2001-02-28 2003-12-16 Kyocera Corporation Multi-layer wiring substrate
JP2002261190A (ja) * 2001-02-28 2002-09-13 Sony Corp 半導体装置、その製造方法及び電子機器
JP2002343899A (ja) 2001-05-17 2002-11-29 Sharp Corp 半導体パッケージ用基板、半導体パッケージ
JP3651413B2 (ja) 2001-05-21 2005-05-25 日立電線株式会社 半導体装置用テープキャリア及びそれを用いた半導体装置、半導体装置用テープキャリアの製造方法及び半導体装置の製造方法
US7154166B2 (en) 2001-08-15 2006-12-26 Texas Instruments Incorporated Low profile ball-grid array package for high power
US6861757B2 (en) 2001-09-03 2005-03-01 Nec Corporation Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device
US6552430B1 (en) 2002-01-30 2003-04-22 Texas Instruments Incorporated Ball grid array substrate with improved traces formed from copper based metal
SG111935A1 (en) 2002-03-04 2005-06-29 Micron Technology Inc Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
TW530377B (en) 2002-05-28 2003-05-01 Via Tech Inc Structure of laminated substrate with high integration and method of production thereof
US7138711B2 (en) 2002-06-17 2006-11-21 Micron Technology, Inc. Intrinsic thermal enhancement for FBGA package
US7423340B2 (en) 2003-01-21 2008-09-09 Siliconware Precision Industries Co., Ltd. Semiconductor package free of substrate and fabrication method thereof
US7164192B2 (en) * 2003-02-10 2007-01-16 Skyworks Solutions, Inc. Semiconductor die package with reduced inductance and reduced die attach flow out
US7919787B2 (en) 2003-06-27 2011-04-05 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Semiconductor device with a light emitting semiconductor die
JP2005277356A (ja) 2004-03-26 2005-10-06 Sanyo Electric Co Ltd 回路装置
US7786591B2 (en) * 2004-09-29 2010-08-31 Broadcom Corporation Die down ball grid array package
DE102004050476B3 (de) * 2004-10-16 2006-04-06 Infineon Technologies Ag Verfahren zum Herstellen einer Umverdrahtungs-Leiterplatte
US7507605B2 (en) * 2004-12-30 2009-03-24 Texas Instruments Incorporated Low cost lead-free preplated leadframe having improved adhesion and solderability
JP2006190771A (ja) 2005-01-05 2006-07-20 Renesas Technology Corp 半導体装置
US7514714B2 (en) * 2006-02-16 2009-04-07 Stmicroelectronics, Inc. Thin film power MOS transistor, apparatus, and method
JP2007281369A (ja) 2006-04-11 2007-10-25 Shinko Electric Ind Co Ltd 半田接続部の形成方法、配線基板の製造方法、および半導体装置の製造方法
CN100495665C (zh) * 2006-08-18 2009-06-03 日月光半导体制造股份有限公司 电路板制造方法
US7595553B2 (en) 2006-11-08 2009-09-29 Sanyo Electric Co., Ltd. Packaging board and manufacturing method therefor, semiconductor module and mobile apparatus
US7948090B2 (en) 2006-12-20 2011-05-24 Intel Corporation Capillary-flow underfill compositions, packages containing same, and systems containing same
JP5101919B2 (ja) * 2007-04-09 2012-12-19 日東電工株式会社 配線回路基板用両面粘着テープ又はシートおよび両面粘着テープ付き配線回路基板
JP5286893B2 (ja) * 2007-04-27 2013-09-11 日立化成株式会社 接続端子、接続端子を用いた半導体パッケージ及び半導体パッケージの製造方法
KR20080102022A (ko) 2007-05-17 2008-11-24 삼성전자주식회사 회로기판의 제조방법, 반도체 패키지의 제조방법, 이에의해 제조된 회로기판 및 반도체 패키지
CN101325187A (zh) * 2007-06-12 2008-12-17 巨擘科技股份有限公司 多层基板表面处理层结构及其制造方法
CN101409238A (zh) * 2007-10-11 2009-04-15 全懋精密科技股份有限公司 无核层封装基板的制作方法
US8053349B2 (en) 2007-11-01 2011-11-08 Texas Instruments Incorporated BGA package with traces for plating pads under the chip
CN101188232A (zh) * 2007-12-19 2008-05-28 日月光半导体制造股份有限公司 层迭封装结构及其制造方法
JP2009290135A (ja) * 2008-05-30 2009-12-10 Fujitsu Ltd プリント配線板の製造方法および導電性接合剤
US7919851B2 (en) * 2008-06-05 2011-04-05 Powertech Technology Inc. Laminate substrate and semiconductor package utilizing the substrate
US8288869B2 (en) 2009-05-13 2012-10-16 Advanced Semiconductor Engineering, Inc. Semiconductor package with substrate having single metal layer and manufacturing methods thereof
US20100289132A1 (en) 2009-05-13 2010-11-18 Shih-Fu Huang Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
US8367473B2 (en) 2009-05-13 2013-02-05 Advanced Semiconductor Engineering, Inc. Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof
TWI425603B (zh) 2009-09-08 2014-02-01 Advanced Semiconductor Eng 晶片封裝體
US8084853B2 (en) 2009-09-25 2011-12-27 Mediatek Inc. Semiconductor flip chip package utilizing wire bonding for net switching
US20110084372A1 (en) 2009-10-14 2011-04-14 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US8786062B2 (en) 2009-10-14 2014-07-22 Advanced Semiconductor Engineering, Inc. Semiconductor package and process for fabricating same
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8786108B2 (en) 2010-09-01 2014-07-22 Unimicron Technology Corporation Package structure
CN102693948A (zh) * 2011-03-24 2012-09-26 欣兴电子股份有限公司 封装结构
CN102693948B (zh) * 2011-03-24 2015-03-04 欣兴电子股份有限公司 具有单层线路的封装结构
CN113991004A (zh) * 2021-10-26 2022-01-28 东莞市中麒光电技术有限公司 Led基板制作方法、led基板、led器件制作方法及led器件

Also Published As

Publication number Publication date
CN101887869A (zh) 2010-11-17
CN101887875A (zh) 2010-11-17
CN101887874B (zh) 2012-01-25
CN101887869B (zh) 2013-08-28
US8399776B2 (en) 2013-03-19
CN101887874A (zh) 2010-11-17
CN101887875B (zh) 2013-02-20
TW201041109A (en) 2010-11-16
US20100288541A1 (en) 2010-11-18
TWI569394B (zh) 2017-02-01
TWI379394B (en) 2012-12-11
TW201041106A (en) 2010-11-16
CN101887879B (zh) 2012-11-07
TW201041105A (en) 2010-11-16
TW201041103A (en) 2010-11-16

Similar Documents

Publication Publication Date Title
CN101887879A (zh) 内埋式单层金属层基板、应用之封装件及基板制造方法
KR101478515B1 (ko) 임베디드 다이를 가진 반도체 패키지 및 그 제조 방법
US8115104B2 (en) Circuit board with buried conductive trace formed thereon and method for manufacturing the same
US8367473B2 (en) Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof
US20100289132A1 (en) Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
US20090189296A1 (en) Flip chip quad flat non-leaded package structure and manufacturing method thereof and chip package structure
JP2016004992A (ja) パッケージ方法
TW201605299A (zh) 中介基板及其製法
CN104966709B (zh) 封装基板及其制作方法
US20090111213A1 (en) High-Density Fine Line Structure And Method Of Manufacturing The Same
TW201605300A (zh) 中介基板及其製法
CN118553622A (zh) 承载结构的制法
CN103151274A (zh) 半导体元件及其制造方法
TWI590407B (zh) 半導體封裝結構及其製作方法
TWI623251B (zh) 中介基板之製法
CN106941101A (zh) 封装基板及其制作方法
TWI550745B (zh) 封裝基板及其製作方法
TW201622505A (zh) 中介基板及其製法
TWI842404B (zh) 電子封裝件之製法及其承載結構
TWI720735B (zh) 封裝結構及其製造方法
US20080303150A1 (en) High-Density Fine Line Structure And Method Of Manufacturing The Same
TW202435413A (zh) 電子封裝件之製法及其承載結構
TWI575619B (zh) 半導體封裝結構及其製作方法
WO2019109600A1 (zh) 集成电路模组结构及其制作方法
JP2008305952A (ja) 高密度細線実装構造及びその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant