[go: up one dir, main page]

WO2009054098A1 - 部品内蔵配線基板および部品内蔵配線基板の製造方法 - Google Patents

部品内蔵配線基板および部品内蔵配線基板の製造方法 Download PDF

Info

Publication number
WO2009054098A1
WO2009054098A1 PCT/JP2008/002810 JP2008002810W WO2009054098A1 WO 2009054098 A1 WO2009054098 A1 WO 2009054098A1 JP 2008002810 W JP2008002810 W JP 2008002810W WO 2009054098 A1 WO2009054098 A1 WO 2009054098A1
Authority
WO
WIPO (PCT)
Prior art keywords
component
built
wiring board
electrodes
sealing resin
Prior art date
Application number
PCT/JP2008/002810
Other languages
English (en)
French (fr)
Inventor
Yoshiyuki Wada
Original Assignee
Panasonic Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corporation filed Critical Panasonic Corporation
Priority to US12/680,979 priority Critical patent/US8418358B2/en
Priority to CN2008801133747A priority patent/CN101836520B/zh
Publication of WO2009054098A1 publication Critical patent/WO2009054098A1/ja

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Abstract

 部品内蔵配線基板は、絶縁基板と、絶縁基板の上面上に設けられた配線パターンと、絶縁基板の上面上に設けられた複数の電極と、絶縁基板の上面上に設けられたソルダレジストと、複数の電極上にそれぞれ設けられた複数の半田部と、複数の半田部で複数の電極に接合された電子部品と、絶縁基板と電子部品との間に設けられた封止樹脂部と、電子部品と封止樹脂層を完全に覆う絶縁性を有する部品固定層と、部品固定層上に設けられた第2の配線パターンと、第1と第2の配線パターンを接続する層間配線部とを備える。ソルダレジストは複数の電極を囲む。封止樹脂部は、複数の半田部と複数の半田部とソルダレジストとを完全に覆う。部品固定部は絶縁性を有し、電子部品と封止樹脂層を完全に覆う。この部品内蔵配線基板は、簡便な工程で効率よく製造できる。
PCT/JP2008/002810 2007-10-25 2008-10-06 部品内蔵配線基板および部品内蔵配線基板の製造方法 WO2009054098A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/680,979 US8418358B2 (en) 2007-10-25 2008-10-06 Wiring board with built-in component and method for manufacturing wiring board with built-in component
CN2008801133747A CN101836520B (zh) 2007-10-25 2008-10-06 部件内置配线基板和部件内置配线基板的制造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-277318 2007-10-25
JP2007277318A JP4784586B2 (ja) 2007-10-25 2007-10-25 部品内蔵プリント配線基板および部品内蔵プリント配線基板の製造方法

Publications (1)

Publication Number Publication Date
WO2009054098A1 true WO2009054098A1 (ja) 2009-04-30

Family

ID=40579208

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/002810 WO2009054098A1 (ja) 2007-10-25 2008-10-06 部品内蔵配線基板および部品内蔵配線基板の製造方法

Country Status (5)

Country Link
US (1) US8418358B2 (ja)
JP (1) JP4784586B2 (ja)
CN (1) CN101836520B (ja)
TW (1) TW200922400A (ja)
WO (1) WO2009054098A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011160231A (ja) * 2010-02-01 2011-08-18 Mitsubishi Electric Corp 高周波伝送線路
JPWO2015064642A1 (ja) * 2013-10-30 2017-03-09 京セラ株式会社 配線基板およびこれを用いた実装構造体

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5197475B2 (ja) 2009-04-23 2013-05-15 パナソニック株式会社 放送受信装置及び番組ガイド作成方法
JP2010267895A (ja) * 2009-05-18 2010-11-25 Panasonic Corp 部品内蔵配線基板の製造方法
US8472207B2 (en) * 2011-01-14 2013-06-25 Harris Corporation Electronic device having liquid crystal polymer solder mask and outer sealing layers, and associated methods
KR101875946B1 (ko) * 2011-11-29 2018-08-02 엘지이노텍 주식회사 칩 내장형 인쇄회로기판 및 그 제조 방법
TWI557855B (zh) * 2011-12-30 2016-11-11 旭德科技股份有限公司 封裝載板及其製作方法
JP2013211519A (ja) 2012-02-29 2013-10-10 Ngk Spark Plug Co Ltd 多層配線基板の製造方法
US8710681B2 (en) * 2012-05-31 2014-04-29 Taiwan Semiconductor Manufacturing Company, Ltd. Isolation rings for blocking the interface between package components and the respective molding compound
US9711392B2 (en) * 2012-07-25 2017-07-18 Infineon Technologies Ag Field emission devices and methods of making thereof
JP5590097B2 (ja) * 2012-10-29 2014-09-17 大日本印刷株式会社 部品内蔵配線板
JP6151550B2 (ja) * 2013-04-25 2017-06-21 デクセリアルズ株式会社 保護素子
US9659891B2 (en) * 2013-09-09 2017-05-23 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having a boundary structure, a package on package structure, and a method of making
JP6233524B2 (ja) * 2014-09-04 2017-11-22 株式会社村田製作所 部品内蔵基板
KR102194721B1 (ko) * 2014-09-16 2020-12-23 삼성전기주식회사 인쇄회로기판 및 그 제조 방법
KR102340053B1 (ko) * 2015-06-18 2021-12-16 삼성전기주식회사 인쇄회로기판 및 인쇄회로기판의 제조 방법
DE102015226135A1 (de) * 2015-12-21 2017-06-22 Robert Bosch Gmbh Verfahren zum Herstellen eines elektrischen Schaltungsmoduls und elektrisches Schaltungsmodul

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006093493A (ja) * 2004-09-27 2006-04-06 Cmk Corp 部品内蔵型プリント配線板及びその製造方法
JP2007214535A (ja) * 2006-01-13 2007-08-23 Cmk Corp 半導体素子内蔵プリント配線板及びその製造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4251421B2 (ja) * 2000-01-13 2009-04-08 新光電気工業株式会社 半導体装置の製造方法
CN1901181B (zh) * 2000-09-25 2012-09-05 揖斐电株式会社 半导体元件及其制造方法、多层印刷布线板及其制造方法
JP4357817B2 (ja) * 2002-09-12 2009-11-04 パナソニック株式会社 回路部品内蔵モジュール
JP4192657B2 (ja) * 2003-04-08 2008-12-10 株式会社トッパンNecサーキットソリューションズ チップ部品内蔵ビルドアップ多層配線板の製造方法
US7547975B2 (en) * 2003-07-30 2009-06-16 Tdk Corporation Module with embedded semiconductor IC and method of fabricating the module
JP2007049004A (ja) * 2005-08-11 2007-02-22 Cmk Corp プリント配線板とその製造方法
WO2007069606A1 (ja) * 2005-12-14 2007-06-21 Shinko Electric Industries Co., Ltd. チップ内蔵基板およびチップ内蔵基板の製造方法
JP2007214230A (ja) * 2006-02-08 2007-08-23 Cmk Corp プリント配線板
JP5226327B2 (ja) * 2008-01-09 2013-07-03 富士通セミコンダクター株式会社 半導体装置の製造方法および半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006093493A (ja) * 2004-09-27 2006-04-06 Cmk Corp 部品内蔵型プリント配線板及びその製造方法
JP2007214535A (ja) * 2006-01-13 2007-08-23 Cmk Corp 半導体素子内蔵プリント配線板及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011160231A (ja) * 2010-02-01 2011-08-18 Mitsubishi Electric Corp 高周波伝送線路
JPWO2015064642A1 (ja) * 2013-10-30 2017-03-09 京セラ株式会社 配線基板およびこれを用いた実装構造体

Also Published As

Publication number Publication date
CN101836520A (zh) 2010-09-15
JP2009105302A (ja) 2009-05-14
US8418358B2 (en) 2013-04-16
TW200922400A (en) 2009-05-16
CN101836520B (zh) 2012-04-18
JP4784586B2 (ja) 2011-10-05
US20100206621A1 (en) 2010-08-19

Similar Documents

Publication Publication Date Title
WO2009054098A1 (ja) 部品内蔵配線基板および部品内蔵配線基板の製造方法
WO2008117383A1 (ja) 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
WO2009044863A1 (ja) モジュール、配線板、及びモジュールの製造方法
WO2009037939A1 (ja) プリント配線板及びその製造方法
WO2008143099A1 (ja) 積層配線基板及びその製造方法
WO2009132922A3 (de) Substrat-schaltungsmodul mit bauteilen in mehreren kontaktierungsebenen
WO2009048154A1 (ja) 半導体装置及びその設計方法
TW200731898A (en) Circuit board structure and method for fabricating the same
WO2007084328A3 (en) High power module with open frame package
TW200802775A (en) An embedded electronic device and method for manufacturing an embedded electronic device
ATE508617T1 (de) Leiterplatte und herstellungsverfahren dafür
PH12012501156A1 (en) Conductive connecting material, method for producing electronic component, electronic member with conductive connecting material and electronic component
WO2009020124A1 (ja) Ic搭載用基板およびその製造方法
KR102158068B1 (ko) 임베디드 인쇄회로기판
TW200638821A (en) Conducting bump structure of circuit board and method for fabricating the same
TW200618683A (en) Circuit board structure with embeded adjustable passive components and method for fabricating the same
WO2011056306A3 (en) Microelectronic package and method of manufacturing same
WO2012087072A3 (ko) 인쇄회로기판 및 이의 제조 방법
TW200637448A (en) Method for fabricating conducting bump structures of circuit board
WO2011030542A3 (ja) 電子部品モジュールおよびその製造方法
WO2009054105A1 (ja) 部品内蔵プリント配線基板およびその製造方法
WO2009057259A1 (ja) 電子部品実装構造体およびその製造方法
WO2009037833A1 (ja) 立体プリント配線板およびその製造方法ならびに電子部品モジュール
TW200730041A (en) Circuit board with embeded passive component and fabricating process thereof
WO2009050851A1 (ja) 回路基板および電子デバイス

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880113374.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08843218

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12680979

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08843218

Country of ref document: EP

Kind code of ref document: A1