[go: up one dir, main page]

KR920005280A - Mos형 반도체장치 - Google Patents

Mos형 반도체장치 Download PDF

Info

Publication number
KR920005280A
KR920005280A KR1019910013181A KR910013181A KR920005280A KR 920005280 A KR920005280 A KR 920005280A KR 1019910013181 A KR1019910013181 A KR 1019910013181A KR 910013181 A KR910013181 A KR 910013181A KR 920005280 A KR920005280 A KR 920005280A
Authority
KR
South Korea
Prior art keywords
insulating film
semiconductor
semiconductor device
region
semiconductor substrate
Prior art date
Application number
KR1019910013181A
Other languages
English (en)
Other versions
KR940009582B1 (ko
Inventor
다케시 다나카
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920005280A publication Critical patent/KR920005280A/ko
Application granted granted Critical
Publication of KR940009582B1 publication Critical patent/KR940009582B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0158—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/90—MOSFET type gate sidewall insulating spacer

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

내용 없음.

Description

MOS형 반도체장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명의 1실시예에 따른 MOS형 반도체장치의 단면도,
제 2 도는 본 발명의 다른 실시예에 따른 MOS형 반도체장치의 단면도,
제 3 도는 종래의 MOS형 반도체장치의 단면도이다.
* 도면의 주요부분에 대한 부호의 설명
21 : P형 실리콘반도체기판 22 : 게이트절연막
23 : 게이트전극 24 : 절연막
25 : P형 반도체영역 26 : P형 반도체영역
27 : N형 반도체영역

Claims (2)

  1. 제 1 도전형 반도체기체(21)와, 상기 반도체기체상에 제 1 절연막(22)을 매개해서 형성된 게이트전극도체(23), 상기 게이트전극도체의 측벽에 형성되어 있으면서 상기 제1절연막 보다도 높은 유전율을 가지는 제2절연막(24), 상기 제 1 절연막의 하부에 위치하는 상기 반도체기체의 표면에 형성된 제 1 도전형의 제 1 반도체영역(25) 및, 상기 제 2 절연막의 하부에 위치하는 상기 반도체기체의 표면에 형성되어 있으면서 불순물농도가 상기 제 1 반도체영역보다도 낮게 설정된 제 1 도전형의 제 2 반도체영역(26)을 구비한 것을 특징으로 하는 MOS형 반도체장치.
  2. 제 1 항에 있어서, 상기 제 1 절연막의 막두께 및 유전율을 각각 d1, ε1, 제 2 절연막의 막두께 및 전율을 각각 d2, ε2, 상기 제 1 및 제 2 반도체영역의 불순물농도를 각각 N1, N2로 할 때, 이들 사이에서
    N1/N2〉(ε1/ε2,d2/d1)3
    으로 되는 관계를 만족하도록 각각의 값이 설정되어 있는 것을 특징으로 하는 MOS형 반도체장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910013181A 1990-08-01 1991-07-31 Mos형 반도체장치 KR940009582B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2204538A JPH0758791B2 (ja) 1990-08-01 1990-08-01 Ｍｏｓ型半導体装置
JP2-204538 1990-08-01
JP90-204538 1990-08-01

Publications (2)

Publication Number Publication Date
KR920005280A true KR920005280A (ko) 1992-03-28
KR940009582B1 KR940009582B1 (ko) 1994-10-15

Family

ID=16492191

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910013181A KR940009582B1 (ko) 1990-08-01 1991-07-31 Mos형 반도체장치

Country Status (3)

Country Link
US (1) US5177570A (ko)
JP (1) JPH0758791B2 (ko)
KR (1) KR940009582B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100540964B1 (ko) * 1997-12-26 2006-02-28 가부시키가이샤 히타치세이사쿠쇼 반도체장치
US8109290B2 (en) 2006-09-20 2012-02-07 Smc Kabushiki Kaisha Pipe joint

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2694395B2 (ja) * 1991-04-17 1997-12-24 三菱電機株式会社 半導体装置およびその製造方法
US5432366A (en) * 1993-05-28 1995-07-11 Board Of Regents Of The University Of Texas System P-I-N MOSFET for ULSI applications
US5990516A (en) 1994-09-13 1999-11-23 Kabushiki Kaisha Toshiba MOSFET with a thin gate insulating film
US5654570A (en) * 1995-04-19 1997-08-05 International Business Machines Corporation CMOS gate stack
TW326110B (en) * 1996-12-24 1998-02-01 Nat Science Council Manufacturing method for inversed T-type well component
US6046089A (en) * 1998-01-05 2000-04-04 Advanced Micro Devices Selectively sized spacers
US6218251B1 (en) * 1998-11-06 2001-04-17 Advanced Micro Devices, Inc. Asymmetrical IGFET devices with spacers formed by HDP techniques
US7009240B1 (en) * 2000-06-21 2006-03-07 Micron Technology, Inc. Structures and methods for enhancing capacitors in integrated circuits
US7492006B2 (en) * 2004-08-30 2009-02-17 Samsung Electronics Co., Ltd. Semiconductor transistors having surface insulation layers and methods of fabricating such transistors
US20070279231A1 (en) * 2006-06-05 2007-12-06 Hong Kong University Of Science And Technology Asymmetric rfid tag antenna
KR20130117130A (ko) 2012-04-17 2013-10-25 삼성전자주식회사 비휘발성 메모리 소자의 게이트 구조물

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488162A (en) * 1980-07-08 1984-12-11 International Business Machines Corporation Self-aligned metal field effect transistor integrated circuits using polycrystalline silicon gate electrodes
US4638347A (en) * 1982-12-07 1987-01-20 International Business Machines Corporation Gate electrode sidewall isolation spacer for field effect transistors
JPS59205759A (ja) * 1983-04-01 1984-11-21 Hitachi Ltd Ｍｉｓ型電界効果トランジスタ
JPS6190465A (ja) * 1984-10-11 1986-05-08 Hitachi Ltd 半導体装置およびその製造方法
US5108940A (en) * 1987-12-22 1992-04-28 Siliconix, Inc. MOS transistor with a charge induced drain extension
US4908326A (en) * 1988-01-19 1990-03-13 Standard Microsystems Corporation Process for fabricating self-aligned silicide lightly doped drain MOS devices
JPH0770724B2 (ja) * 1988-12-08 1995-07-31 三菱電機株式会社 半導体装置
US5047361A (en) * 1989-06-30 1991-09-10 Texas Instruments Incorporated NMOS transistor having inversion layer source/drain contacts
JPH0714065B2 (ja) * 1990-03-19 1995-02-15 株式会社東芝 Ｍｏｓ型半導体装置及びその製造方法
US5102816A (en) * 1990-03-27 1992-04-07 Sematech, Inc. Staircase sidewall spacer for improved source/drain architecture

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100540964B1 (ko) * 1997-12-26 2006-02-28 가부시키가이샤 히타치세이사쿠쇼 반도체장치
US8109290B2 (en) 2006-09-20 2012-02-07 Smc Kabushiki Kaisha Pipe joint

Also Published As

Publication number Publication date
KR940009582B1 (ko) 1994-10-15
US5177570A (en) 1993-01-05
JPH0758791B2 (ja) 1995-06-21
JPH0491478A (ja) 1992-03-24

Similar Documents

Publication Publication Date Title
KR920008834A (ko) 박막 반도체 장치
KR870005464A (ko) 반도체장치
KR950034767A (ko) Mis형 반도체장치
KR850005733A (ko) 반도체 기억장치
KR930020666A (ko) 수직형 집적 반도체 구조체
KR840008537A (ko) 반도체장치
KR910014993A (ko) 반도체 디바이스 및 그 형성 방법
KR840001392A (ko) 절연 게이트형 전계효과 트랜지스터(Insulated gate field effect transistor)
KR930005257A (ko) 박막 전계효과 소자 및 그의 제조방법
KR930006972A (ko) 전계 효과 트랜지스터의 제조 방법
KR850004875A (ko) 반도체 메모리 장치
KR970067716A (ko) 반도체 장치 및 그 제조방법
KR920005280A (ko) Mos형 반도체장치
KR960002556A (ko) 반도체소자 및 그 제조방법
KR920015577A (ko) 반도체장치
KR910014995A (ko) 낮은 콜렉터저항을 갖도록 얇고 유전체에 의해 격리된 영역으로 구성되는 트랜지스터의 구조
KR910008861A (ko) 집적회로소자
KR910008843A (ko) Mos형 집적회로
KR890016626A (ko) 반도체장치
KR910010731A (ko) 반도체장치 및 그 제조방법
KR910020740A (ko) 반도체기억장치
KR900015311A (ko) 반도체장치 및 그 제조방법
JPS56110264A (en) High withstand voltage mos transistor
KR840005929A (ko) Mos 트랜지스터 집적회로
KR910017656A (ko) 반도체장치

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19910731

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19910731

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19940915

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19950112

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19950410

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19950410

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19970826

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19971230

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19990929

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20000928

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20010928

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20020927

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20030930

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20041012

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20050930

Year of fee payment: 12

PR1001 Payment of annual fee

Payment date: 20050930

Start annual number: 12

End annual number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee