KR860000432Y1 - Detail of amplifier power meter - Google Patents
Detail of amplifier power meter Download PDFInfo
- Publication number
- KR860000432Y1 KR860000432Y1 KR2019840001718U KR840001718U KR860000432Y1 KR 860000432 Y1 KR860000432 Y1 KR 860000432Y1 KR 2019840001718 U KR2019840001718 U KR 2019840001718U KR 840001718 U KR840001718 U KR 840001718U KR 860000432 Y1 KR860000432 Y1 KR 860000432Y1
- Authority
- KR
- South Korea
- Prior art keywords
- amplifier
- output
- meter
- input
- diode
- Prior art date
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R21/00—Arrangements for measuring electric power or power factor
- G01R21/06—Arrangements for measuring electric power or power factor by measuring current and voltage
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
Abstract
내용 없음.No content.
Description
제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.
제2도는 종래의 메터구동장치의 회로도.2 is a circuit diagram of a conventional meter drive device.
제3도는 (a), 본 고안의 입력대 출력의 비를 나타내는 그래프.3 is a graph showing the ratio of input to output of the present invention.
(b)는 종래의 메터구동장치의 입력대 출력의 비를 나타내는 그래프.(b) is a graph showing the ratio of input to output of a conventional meter drive device.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
Rl-R3: 저항 Dl-D3: 다이오드R l -R 3 : Resistor D l -D 3 : Diode
2 : 버퍼용 OP앰프 0 : 버퍼용 OP앰프의 출력단자2: Buffer OP amplifier 0: Output terminal of buffer OP amplifier
본 고안은 앰프출력표시용 메터를 구동시킴에 있어서, 버퍼용 OP앰프의 입력증가에 따라 단계적으로 OP앰프의 궤환량을 증가시키어 상대적으로 OP앰프의 출력을 단계적으로 감소시켜 주므로서 앰프출력표시용 메터의 표시범위를 확장시킨, 앰프출력표시용 메터의 구동장치에 대한 것이다.The present invention drives the amplifier output display meter, increasing the feedback of the OP amplifier step by step according to the increase of the input of the buffer OP amplifier, thereby relatively reducing the output of the OP amplifier step by step It is about the driving device of the meter for the amplifier output display which extended the display range of the meter.
종래의 앰프출력 표시용 메터의 구동장치는 메터구동용 앰프의 출력범위가 15dB-20dE 정도이며 또한 구동장치내의 버퍼용 OP앰프의 입력대 출력의 비가 일정한 부궤환 정수에 의해 입력의 크기에 관계없이 일정하였기 때문에, 앰프 출력표시용 메터의 표시범위가 좁게 한정되어 버리는 결점이 있었다.Conventional amplifier output meter drive devices have an output range of 15dB-20dE for the meter drive amplifier, and the input-to-output ratio of the buffered op amp in the drive device is constant so that it is irrespective of the size of the input. Since it was constant, there was a drawback that the display range of the amplifier output display meter was narrowly limited.
따라서 본 고안은 상기와 같은 단점을 해결하기 위한 것으로 메터 구동장치내의 버퍼용 OP앰프의 부궤환회로를 여러개의 저항 및 다이오드를 병렬연결하여 구성함으로서, 이 OP앰프의 입력증가에 따라 차례로 각 다이오드를 턴온시켜 OP앰프의 궤환량을 단계적으로 증가시키므로서 상대적으로 OP앰프의 출력이 단계적으로 감소하도록 하여, 앰프 출력표시용 메터의 표시범위를 60dB이상 확장시켜서 사용할 수 있도록 한것으로서 이들 첨부도면에 의해 상술하면 다음과 같다.Therefore, the present invention is to solve the above disadvantages by configuring the negative feedback circuit of the buffer op amp in the meter drive device by connecting a plurality of resistors and diodes in parallel, each diode in turn according to the input increase of the OP amplifier By turning on the OP amp's feedback step by step, the output of the OP amp is decreased step by step, and the display range of the amplifier output display meter can be extended by 60 dB or more. Is as follows.
제1도는 본 고안의 회로도로서, 메터 구동장치내의 버퍼용 OP앰프(2)의 부궤환 단자(-)와 출력단자(0)사이에 저항(Rl)(R2)(R3) 및 다이오드(Dl)(D2)(D3)를 차례로 병렬 접속시켜서 된 것이다.1 is a circuit diagram of the present invention, in which a resistor R l (R 2 ) (R 3 ) and a diode are connected between a negative feedback terminal (-) and an output terminal (0) of a buffer op amp (2) in a meter drive device. This is done by connecting (D l ) (D 2 ) (D 3 ) in parallel.
미설명 부호중 i는 음성 출력단자.I is the voice output terminal.
+는 OP앰프(2)의 입력단자,+ Is the input terminal of the OP amplifier (2),
1은 스피커,1 is a speaker,
3은 메터구동용 앰프,3m driving amplifier,
4는 앰프출력표시용 메터를 나타낸다.4 indicates an amplifier output display meter.
상기와 같은 구성인 본 고안의 회로동작 상태는 아래와 같다.The circuit operation state of the present invention having the configuration as described above is as follows.
종래의 앰프출력표시용 메터의 구동장치에 있어서는, 버퍼용 OP앰프의 부궤환 회로가 제2도에서 보는 바와 같이 저항(R) 및 콘덴서(C)로서 구성되었기 때문이 이 OP앰프의 입력대출력의 비가 제3도(b)에서 보는 바와 같이 저항(R)값이 의한 부궤환 정수에 비례하여 일정한 값을 갖게 된다. 따라서 통상의 메터구동용 앰프(3)의 출력범위가 15dB-20dB정도이기 때문에, 스피커(1)를 구동시키는 앰프의 출력이 최소에서 최대로 변함에 따라(즉 80W출력의 앰프를 예로들면, 최소 0.1W에서 최대 80W까지 출력의 가변될 수 있다) 출력표시용 메터(4)에서 이 가변되는 출력을 충분히 표시해 줄 수가 없었다.In the conventional drive device for amplifier output display meters, since the negative feedback circuit of the buffer OP amplifier is constituted as the resistor R and the capacitor C as shown in FIG. As shown in FIG. 3 (b), the ratio of R is constant in proportion to the negative feedback constant due to the resistance (R). Therefore, since the output range of the conventional meter driving amplifier 3 is about 15 dB to 20 dB, the output of the amplifier driving the speaker 1 changes from the minimum to the maximum (i.e., an amplifier of 80 W output, for example, The output can be varied from 0.1W up to 80W. The output display meter (4) could not sufficiently display this variable output.
그러나 본 고안이 있어서는, 버퍼용 OP앰프(2)의 입력단자(+)로 입력이 가해지면 이 OP앰프(2)의 출력은 OP 앰프(2)의 출력단자(0)와 부궤환 단자(-)사이에 구성된 부궤한 정수(즉 저항(Rl-R3)의 값)에 의해 결정되는 것으로, OP앰프(2)의 입력이 점점 증가함이 따라 각 저항(Rl-R3)을 통한 부궤환량도 점점 증가되기 때문에 각 저항(Rl-R3)의 양단간의 전압차도 점점 증가하게 된다.However, in the present invention, when an input is applied to the input terminal (+) of the buffer OP amplifier 2, the output of the OP amplifier 2 is output terminal 0 of the OP amplifier 2 and the negative feedback terminal (−). ) through bugwe a constant (i.e. resistors (R l -R 3) being determined by the value of), each resistor in accordance with the Do input of the OP amplifier (2) increasing (R l -R 3) configured between Since the negative feedback also increases gradually, the voltage difference between both ends of each resistor R 1 -R 3 also increases.
그러다가 부궤환량이 점점 증가함에 따라 저항(R3)의 양단간의 전압차가 이 저항(R3)과 병렬로 연결되어 있는 다이오드(D3)의 턴온(Turn on)전압(약0.6V정도)에 도달하면 다이오드(D3)가 "온"되어서 OP앰프(2)의 궤환경로가 OP앰프(2) 의 출력 단자(0)→저항(R3)→저항(R2)→저항(Rl)→OP앰프(2) 의 부궤환단로 연결된 상태에서 OP앰프(2)의 출력단자(0)→다이오드(D3)→저항(R2)→저항(Rl)→OP앰프(2)의 부궤환단자(-)로 연결되므로 궤환 임피이던스가 감소되어 궤환량이 급격이 증가하게 되고 따라서 상대적으로 OP앰프(2)의 출력은 저하되어, OP앰프(2)의 입력대 출력의 비가 제3도(a)에서 보는 바와같이 x점(즉 다이오드(D3)가턴온되는 점)에서 변환된다.Then both ends of the voltage of the resistor (R 3), as increasing the amount of negative feedback car reaches the turn-on (Turn on) voltage (about 0.6V) of the diode (D 3) which is connected to the resistance (R 3) in parallel When the diode D 3 is turned “on”, the path of the OP amplifier 2 becomes the output terminal (0) → resistance (R 3 ) → resistance (R 2 ) → resistance (R l ) → of the OP amplifier 2. Output terminal (0) → diode (D 3 ) → resistance (R 2 ) → resistance (R l ) → negative resistance of the OP amplifier 2 of the OP amplifier 2 with the negative feedback terminal of the OP amplifier 2 connected Since the feedback impedance is reduced, the feedback impedance is reduced, and the feedback amount is rapidly increased. Therefore, the output of the OP amplifier 2 is relatively decreased, so that the ratio of the input-to-output ratio of the OP amplifier 2 is reduced to the third degree (a). As shown in Fig. 2, it is converted at the x point (that is, the point at which the diode D3 is turned on).
또한 이와 동일한 원리에 의해, OP앰프(2)의 입력이 계속 증가하게 되면 다이오드(D2) 및 다이오드(Dl)가 차례로 턴온되어 이 OP앰프의 입력대 출력의 비가 제3도(a)에서 보는 바와같이 y점 및 z점에서 각각 변환되는 것으로서, OP앰프(2)의 입력이 계속 증가하더라도 각 다이오드(D3-Ql)를 차례로 턴온시킴으로서 OP앰프(2)의 출력의 증가비율은 단계적으로 감소하게 되는 것이며, OP앰프(2)의 부궤한 회로를 구성하는 각 구성소자, 즉 저항(Rl-R3)값 또는 다이오드(Dl-D3)의 정격을 적당히 선택, 조정해 주므로서 앰프출력 표시용 메터의 표시범위를 60dB이상 확장시킬 수 있는 것이다.Also this turned on by the same principle, when the input of the OP amplifier (2) increasing the diode (D2) and a diode (D l) and then looking at the ratio of the third degree (a) of the input-to-output of the OP amp As described above, at the points y and z, the increase rate of the output of the OP amplifier 2 is gradually increased by turning on each diode D 3 -Q 1 in turn even if the input of the OP amplifier 2 continues to increase. In order to reduce the number of components of the OP amplifier 2, that is, the resistance (R l -R 3 ) value or the diode (D l -D 3 ), it is appropriately selected and adjusted. It is possible to extend the display range of the amplifier output display meter by 60dB or more.
이상과 같이 본 고안은 앰프출력 표시용 메터를 구동시킴에 있어, 버퍼용 0P앰프의 입력이 증가함에 따라 단계적으로 OP앰프의 궤환량을 증가시킴으로서 OP앰프의 출력을 감소시켜 메터의 표시범위를 60dB이상 확장, 압축시킨 유용한 고안이다.As described above, the present invention drives the amplifier output display meter, and as the input of the buffer 0P amplifier increases, the feedback amount of the OP amplifier is increased step by step, thereby reducing the output of the OP amplifier to increase the display range of the meter by 60 dB. It is a useful design that has been extended and compressed.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019840001718U KR860000432Y1 (en) | 1984-02-29 | 1984-02-29 | Detail of amplifier power meter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019840001718U KR860000432Y1 (en) | 1984-02-29 | 1984-02-29 | Detail of amplifier power meter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR850007093U KR850007093U (en) | 1985-10-04 |
| KR860000432Y1 true KR860000432Y1 (en) | 1986-03-26 |
Family
ID=19233403
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019840001718U KR860000432Y1 (en) | 1984-02-29 | 1984-02-29 | Detail of amplifier power meter |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR860000432Y1 (en) |
-
1984
- 1984-02-29 KR KR2019840001718U patent/KR860000432Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR850007093U (en) | 1985-10-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH05167358A (en) | Amplifier circuit for ecm | |
| JPH0226883B2 (en) | ||
| KR870006721A (en) | Semiconductor electronic circuit | |
| JP3002555B2 (en) | Signal processing device | |
| EP0466145B1 (en) | D/A converter | |
| US5682119A (en) | Variable gain circuit | |
| KR860000432Y1 (en) | Detail of amplifier power meter | |
| US4138612A (en) | Circuit having adjustable clipping level | |
| JPH0630422B2 (en) | Electronic switch | |
| JP3509323B2 (en) | Photocoupler drive circuit | |
| JPS579114A (en) | Limiter circuit | |
| JPS61258533A (en) | Amplitude variable da conversion integrated circuit | |
| KR910004078Y1 (en) | Selecting circuit for double source of power | |
| JPS60117903A (en) | Level shift circuit | |
| SU1455387A1 (en) | Input device for current-comparing circuit | |
| SU1372339A1 (en) | Digit-controlled resistor | |
| SU1104646A1 (en) | Power amplifier | |
| KR830004003A (en) | Electronic telephone circuit | |
| CN119717973A (en) | Low dropout linear regulator LDO circuit, LDO chip, LDO and electronic equipment | |
| JPS633228Y2 (en) | ||
| SU1406728A1 (en) | Device for discrete control of gain | |
| JPS59203963A (en) | Level decision circuit | |
| JPH0529912A (en) | Level conversion circuit | |
| JPS62199118A (en) | Interface circuit between analog logics | |
| CN1085699A (en) | Analog Staircase Waveform Generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19840229 |
|
| UA0201 | Request for examination |
Patent event date: 19840229 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
| UG1501 | Laying open of application | ||
| UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19860225 |
|
| E701 | Decision to grant or registration of patent right | ||
| UE0701 | Decision of registration |
Patent event date: 19860614 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
| REGI | Registration of establishment | ||
| UR0701 | Registration of establishment |
Patent event date: 19860620 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
| UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19860620 |
|
| UR1001 | Payment of annual fee |
Payment date: 19890203 Start annual number: 4 End annual number: 4 |
|
| UR1001 | Payment of annual fee |
Payment date: 19891222 Start annual number: 5 End annual number: 5 |
|
| UR1001 | Payment of annual fee |
Payment date: 19901228 Start annual number: 6 End annual number: 6 |
|
| UR1001 | Payment of annual fee |
Payment date: 19911227 Start annual number: 7 End annual number: 7 |
|
| UR1001 | Payment of annual fee |
Payment date: 19930106 Start annual number: 8 End annual number: 8 |
|
| UR1001 | Payment of annual fee |
Payment date: 19940228 Start annual number: 9 End annual number: 9 |
|
| FPAY | Annual fee payment |
Payment date: 19950228 Year of fee payment: 10 |
|
| UR1001 | Payment of annual fee |
Payment date: 19950228 Start annual number: 10 End annual number: 10 |
|
| EXPY | Expiration of term | ||
| UC1801 | Expiration of term |
Termination category: Others Termination date: 19971210 |