[go: up one dir, main page]

JPS61172325A - Vertical type heat treating furnace - Google Patents

Vertical type heat treating furnace

Info

Publication number
JPS61172325A
JPS61172325A JP29056485A JP29056485A JPS61172325A JP S61172325 A JPS61172325 A JP S61172325A JP 29056485 A JP29056485 A JP 29056485A JP 29056485 A JP29056485 A JP 29056485A JP S61172325 A JPS61172325 A JP S61172325A
Authority
JP
Japan
Prior art keywords
wafer
furnace
jig
wafers
vertical type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29056485A
Other languages
Japanese (ja)
Inventor
Norimasa Miyamoto
宮本 憲昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP29056485A priority Critical patent/JPS61172325A/en
Publication of JPS61172325A publication Critical patent/JPS61172325A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)

Abstract

PURPOSE:To prevent a wafer from contacting to the inner wall of a furnace as wel as to enable to reduce the generation of foreign matters by a method wherein a vertical type constitution, in which the space where the material to be treated is present almost along vertical direction, is provided. CONSTITUTION:A space in which a wafer retainer 12 will be inserted is ar ranged in the vertical direction. A number of wafers 11 held in the wafer retain er 12 are inserted in a vertical type diffusion furnace (heat treating furnace) 13 in almost horizontal state by holding the wafers in a jig holder 16 and rotat ing the jig 12 at an angle of 90 degree. The diffusion furnace 13 has a heater 14, and the carrier gas 15 containing impurities is introduced from the lower side. A diffusion treatment is performed by introducing gas 15 into the furnace 13 and the wafers 11 are heated up to the prescribed temperature using the heater 14. On the other hand, the wafer retianing jig 12 is maintained in the state wherein it does not come in contact with the inner wall of the furnace using the jig holder 16.

Description

【発明の詳細な説明】 [技術分野] この発明は半導体ウェハに不純物拡散等の加熱処理を施
す装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to an apparatus for performing heat treatment such as impurity diffusion on a semiconductor wafer.

[背景技術] 従来、半導体ウェハに7クセプタ不純物あるいはドナー
不純物などを拡散するにあたっては、第1図に示すよう
に石英又はシリコン製の治具2に多数のウェハ1を直立
させて並列的に保持し、第2図に示すような横型拡散炉
3に挿入するのが一般的であり、拡散炉3は、ヒータ4
を有すると共に、ウェハ挿入用開口部とは反対端側から
不純物舎含むキャリアガス(02= H2= N2等)
5を流入させるようになっているのが普通であった。横
型拡散炉の例としては特開昭49−104570号があ
る。
[Background Art] Conventionally, when diffusing seven receptor impurities or donor impurities into semiconductor wafers, a large number of wafers 1 are held upright in a jig 2 made of quartz or silicon and held in parallel, as shown in FIG. However, it is generally inserted into a horizontal diffusion furnace 3 as shown in FIG.
and a carrier gas containing impurities (02 = H2 = N2, etc.) from the end opposite to the wafer insertion opening.
It was normal that 5 was allowed to flow in. An example of a horizontal diffusion furnace is JP-A-49-104570.

しかし、このような従来技術によれば、ウェハを炉内に
挿入するときに、炉体内壁とウェハ治具とが接触し異物
が発生しがちである。又、炉内の温度分布が不均一であ
ることと相撲ってガスの流速分布の不均一性あるいは乱
流の発生などによってウェハ内での又はウェハ間での素
子特性に相当のばらつきが生ずる欠点がある。
However, according to such conventional techniques, when a wafer is inserted into a furnace, the inner wall of the furnace body and the wafer jig tend to come into contact with each other, resulting in the generation of foreign matter. In addition, due to uneven temperature distribution in the furnace, uneven gas flow velocity distribution, or turbulent flow, considerable variations in device characteristics occur within a wafer or between wafers. There is.

すなわちウェハを炉体内に保持するときに、ウェハ治具
が炉体内壁と接触するので、この接触面からの熱伝達に
よってウェハ治具およびウェハの温度分布に差が生じた
り、炉体内に導入された反応ガス密度が重力の影響で炉
体内の上下で差が生じ、一枚のウェハ内でバラツキが生
じたりする等の問題がある。
In other words, when the wafer is held in the furnace, the wafer jig comes into contact with the wall of the furnace, so heat transfer from this contact surface may cause a difference in temperature distribution between the wafer jig and the wafer, or heat may be introduced into the furnace. There is a problem in that the density of the reactant gas generated differs between the upper and lower parts of the furnace body due to the influence of gravity, and variations occur within a single wafer.

又、ウェハを−まいずつ治具にたてかえる必要があり自
動化に不向きである。又、装置の専有スペースがかなり
大きいという欠点もある。
Furthermore, it is not suitable for automation as it is necessary to replace the wafer with a jig one by one. Another disadvantage is that the device occupies a considerable amount of space.

[発明の目的] ゛本発明の目的は上記した欠点を除去した新規な熱処理
炉を提供することにある。
[Object of the Invention] An object of the present invention is to provide a new heat treatment furnace that eliminates the above-mentioned drawbacks.

[発明の概要] 本発明の代表的なものの概要は下記のとおりである。す
なわも、被処理物を挿入すべき空間がほぼ鉛直方向に沿
って存在するような縦型構成とする。
[Summary of the Invention] A typical outline of the present invention is as follows. In other words, the apparatus has a vertical configuration in which the space into which the object to be processed is inserted exists substantially along the vertical direction.

このような構成とすることにより炉の内壁とウェハ(ウ
ェハ治具)とを非接触にすることができ異物の発生を低
減できる。又、ウェハはほぼ水平に保持されるので治具
から治具への一括移送がしやすく自動化に対応でき、ま
たウェハの大口径化にも対応できる。
With such a configuration, the inner wall of the furnace and the wafer (wafer jig) can be made non-contact, and the generation of foreign matter can be reduced. In addition, since the wafer is held almost horizontally, it is easy to transfer the wafer from one jig to another in a batch, making it compatible with automation and also compatible with larger diameter wafers.

さらに省スペース、省エネルギーも達成でき、熱変形に
も強い。
Furthermore, it saves space and energy, and is resistant to thermal deformation.

[実施例] 第3図は、この発明の一実施例で用いられるウェハ保持
治具を示すもので、多数の半導体ウェハ11はほぼ等間
隔で上下の一対の保持部材12A。
[Embodiment] FIG. 3 shows a wafer holding jig used in an embodiment of the present invention, in which a large number of semiconductor wafers 11 are held at approximately equal intervals by a pair of upper and lower holding members 12A.

12Bからなる保持治具12内に配列される。保持部材
12A、12Bは互いに同様な構成で、図示の如く重ね
合わせた際にウェ/%外径に相当する内径をもった円筒
状部を各々3本づつで計6本の棒状部12Xにより形成
するようになっている。
They are arranged in a holding jig 12 consisting of 12B. The holding members 12A and 12B have the same configuration as each other, and are formed by a total of six rod-shaped parts 12X, each having three cylindrical parts each having an inner diameter corresponding to the outer diameter of wa/% when stacked as shown in the figure. It is supposed to be done.

そして、各棒状部12Xのウェハ11に係合すべき部分
にはウェハ厚さに相当する幅の溝が切られており、後述
のようにウェハ11を水平に保持してもウェハが落下し
ないようになっている。
A groove with a width corresponding to the wafer thickness is cut in the portion of each rod-like portion 12X that should engage the wafer 11, so that the wafer does not fall even when the wafer 11 is held horizontally as described later. It has become.

ウェハ保持治具12内に第3図に示すように保持された
多数のウェハ11は、第4図に示すように治具12を9
0°回転させて治具ホルダ16に保持させることにより
ほぼ水平の状態で縦形拡散炉(熱処理炉)13内に挿入
される。拡散路13はヒータ14を有すると共に、下方
から不純物を含むキャリヤガス15を導入するようにな
っている。
A large number of wafers 11 held in the wafer holding jig 12 as shown in FIG.
By rotating it by 0° and holding it in the jig holder 16, it is inserted into the vertical diffusion furnace (heat treatment furnace) 13 in a substantially horizontal state. The diffusion path 13 has a heater 14 and is adapted to introduce a carrier gas 15 containing impurities from below.

拡散処理にあたっては、ガス15を炉13内に導入する
と共にヒータ14でウェハ11を所定の温度に加熱する
。一方、ウェハ保持治具12を治具ホルダ16を用いて
炉の内壁と非接触の状態で保持する。この実施例ではこ
の非接触を利用して治具ホルダ16を、さらに矢印UL
に示す如く上下動させ且つ矢印Rに示す如く回転させる
ことによりウェハ11に上下動及び回転運動を与えるよ
うにする。このようにすると、ウエノ111に対してヒ
ータ14の熱とがス15中の不純物を均一に作用させる
ことができるので、ウェハ内及びウェハ間の素子特性ば
らつきを大幅に減らすことができる。
In the diffusion process, a gas 15 is introduced into the furnace 13 and the wafer 11 is heated to a predetermined temperature by the heater 14. On the other hand, the wafer holding jig 12 is held using a jig holder 16 without contacting the inner wall of the furnace. In this embodiment, by utilizing this non-contact, the jig holder 16 is
By moving the wafer 11 up and down as shown in FIG. 2 and rotating it as shown by arrow R, the wafer 11 is given vertical movement and rotational motion. In this way, the heat of the heater 14 can uniformly affect the impurities in the wafer 15 on the wafer 111, so that variations in device characteristics within a wafer and between wafers can be significantly reduced.

第5図及び第6図は、第4図の処理バッチにおいて各ウ
ェハ毎に多数の拡散型トランジスタを形成した場合に、
1ウエハ内での又は複数ウェハ間でのトランジスタの電
流増幅率hp+=のばらつきを従来法による場合と対比
して示したものである。
5 and 6 show that when a large number of diffused transistors are formed on each wafer in the processing batch of FIG. 4,
The variation in current amplification factor hp+= of transistors within one wafer or between a plurality of wafers is shown in comparison with the conventional method.

第5図によれば、1つのウェハ11内におけるY方向に
沿うhpgのばらつきは破線Aに示す従来法による場合
よりも実線Bで示すこの発明による場合の方がはるかに
小さいことが明らかである。また、第6図によれば、同
一処理バッチ内におけるウェハ11間のhpI:のばら
つきも破線Aに示す従来の場合よりも実線Bに示すこの
発明による場合の方が十分小さいことが明らかで、ある
According to FIG. 5, it is clear that the variation in hpg along the Y direction within one wafer 11 is much smaller in the case of the present invention shown by the solid line B than in the case of the conventional method shown by the broken line A. . Furthermore, according to FIG. 6, it is clear that the variation in hpI: between wafers 11 within the same processing batch is sufficiently smaller in the case of the present invention shown by the solid line B than in the conventional case shown by the broken line A. be.

[効果J 以上のように、縦型熱処理炉を用いると、炉構造ないし
使用治具類を殊更に複雑化させることなく、ウェハ内及
びウェハ間での素子特性ばらつきを大幅に低減すること
ができ、各種半導体装置を高歩留で製作できる。
[Effect J] As described above, by using a vertical heat treatment furnace, it is possible to significantly reduce variations in device characteristics within and between wafers without complicating the furnace structure or the jigs used. , various semiconductor devices can be manufactured with high yield.

また、炉の内壁(石英)とウェハ治具とが接触しないの
で異物発生が低減される。
Furthermore, since the inner wall (quartz) of the furnace and the wafer jig do not come into contact with each other, the generation of foreign matter is reduced.

またウェハを−まい−まい鉛直方向にたてる必要がなく
治具を工夫すれば治具から治具への一括移しかえも可能
であり自動化に適する。
In addition, there is no need to stand the wafer vertically, and if the jig is designed, it is possible to transfer the wafers from one jig to another at once, making it suitable for automation.

又、大口径ウェハのとりあつかいも容易である。Furthermore, it is easy to handle large diameter wafers.

又、従来使用されなかった縦のスペースをうまく利用し
ているのでかなりの専有スペース縮少ができる。又、効
率がよいために省エネにもなる。
In addition, since the vertical space that has not been used in the past is effectively utilized, the dedicated space can be significantly reduced. In addition, it is highly efficient and saves energy.

又、横型炉では炉体が長時間高温に保たれると例えば石
英管の中央部が重力の影響で下側にたるむなどの変形が
おこりやすいが縦型炉では石英管がもともとほぼ重力方
向(鉛直方向)に延在しているためたるみのような変形
の心配が少ない。
In addition, in a horizontal furnace, if the furnace body is kept at a high temperature for a long time, deformation such as the central part of the quartz tube sagging downwards due to the influence of gravity is likely to occur, but in a vertical furnace, the quartz tube originally sag in the direction of gravity ( Since it extends in the vertical direction, there is less worry about deformation such as sagging.

[利用分野] 本発明は、熱処理装置として非常に有効である。[Application field] The present invention is very effective as a heat treatment apparatus.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、従来技術におけるウェハの保持状態を示す側
図面、第2図は、従来技術による拡散法を示す炉断面図
、第3図は、この発明の一実施例で用いられるウェハ保
持治具を示す斜視図、第4図は、この発明の一実施例に
よる拡散法を示す炉断面図、第5図及び第6図は、この
発明の効果を従来技術による場合と対比して示すグラフ
である。 11・・・半導体ウェハ、12・・・ウェハ保持治具、
13・・・縦形拡散炉、16・・・治具ホルダ。 第  1  図 第  2  図 第  6  図
FIG. 1 is a side view showing how a wafer is held in a conventional technique, FIG. 2 is a sectional view of a furnace showing a diffusion method in a conventional technique, and FIG. 3 is a wafer holding fixture used in an embodiment of the present invention. FIG. 4 is a sectional view of a furnace showing a diffusion method according to an embodiment of the present invention, and FIGS. 5 and 6 are graphs showing the effects of the present invention in comparison with the conventional technique. It is. 11... Semiconductor wafer, 12... Wafer holding jig,
13... Vertical diffusion furnace, 16... Jig holder. Figure 1 Figure 2 Figure 6

Claims (1)

【特許請求の範囲】[Claims] 被処理物を挿入すべき空間が、ほぼ鉛直方向に沿って存
在する炉体を有する縦型熱処理炉。
A vertical heat treatment furnace having a furnace body in which a space into which a workpiece is inserted runs substantially vertically.
JP29056485A 1985-12-25 1985-12-25 Vertical type heat treating furnace Pending JPS61172325A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29056485A JPS61172325A (en) 1985-12-25 1985-12-25 Vertical type heat treating furnace

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29056485A JPS61172325A (en) 1985-12-25 1985-12-25 Vertical type heat treating furnace

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP15986778A Division JPS5588323A (en) 1978-12-27 1978-12-27 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS61172325A true JPS61172325A (en) 1986-08-04

Family

ID=17757654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29056485A Pending JPS61172325A (en) 1985-12-25 1985-12-25 Vertical type heat treating furnace

Country Status (1)

Country Link
JP (1) JPS61172325A (en)

Similar Documents

Publication Publication Date Title
KR100260120B1 (en) Heat treatment apparatus
JPS633446B2 (en)
US6348397B2 (en) Method for diffusion of an impurity into a semiconductor wafer with high in-plane diffusion uniformity
JPS61172325A (en) Vertical type heat treating furnace
US4802842A (en) Apparatus for manufacturing semiconductor device
US3524776A (en) Process for coating silicon wafers
JPS6211224A (en) Heat treatment method for semiconductor wafer
JPS6323313A (en) Heat-treatment of semiconductor wafer
JPH03273620A (en) Heat treating method of semiconductor wafer
JPS60171723A (en) Semiconductor device manufacturing method and its manufacturing device
JPS59191327A (en) Heat-treatment jig
JPH01272112A (en) Wafer retention jig
JPS63181315A (en) Equipment for heat treatment
JP2502110B2 (en) Impurity diffusion method
JPH08330245A (en) Manufacture of semiconductor device, and manufacture device for semiconductor
JPS6116686Y2 (en)
JPS6245109A (en) Thermal treatment equipment
JPH0222535B2 (en)
JPH03159117A (en) Method and apparatus for thermally treating semiconductor wafer
JPH0220830Y2 (en)
JPS60211913A (en) Processing device
JP2001313268A (en) Heat treating boat
JPS63178519A (en) Heat treatment equipment for semiconductor
JPH0547685A (en) Method of diffusing impurity to semiconductor wafer
JP2006100303A (en) Substrate manufacturing method and heat treatment apparatus