[go: up one dir, main page]

JPS58159756U - integrated circuit device - Google Patents

integrated circuit device

Info

Publication number
JPS58159756U
JPS58159756U JP1982056461U JP5646182U JPS58159756U JP S58159756 U JPS58159756 U JP S58159756U JP 1982056461 U JP1982056461 U JP 1982056461U JP 5646182 U JP5646182 U JP 5646182U JP S58159756 U JPS58159756 U JP S58159756U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
chip
region
recorded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1982056461U
Other languages
Japanese (ja)
Inventor
友杉　民夫
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1982056461U priority Critical patent/JPS58159756U/en
Publication of JPS58159756U publication Critical patent/JPS58159756U/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は本考案の第１の実施例を示した平面図、第２図
はそのｘ−ｘ’断面図、第３図は本考案の第２の実施例
で平面図のみ記載してあり、断面図は第２図とは−ぼ同
じである。Fig. 1 is a plan view showing the first embodiment of the present invention, Fig. 2 is a sectional view taken along line xx', and Fig. 3 is a plan view of the second embodiment of the present invention. , the cross-sectional view is almost the same as in FIG.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 集積回路装置において、チップ上面に該チップ内回路網
から独立した導電領域か設けられ、該領域が該チップの
外部端子に接続されている事を特徴とする集積回路装置
。An integrated circuit device, characterized in that a conductive region is provided on the upper surface of the chip and is independent of the circuit network within the chip, and the region is connected to an external terminal of the chip.
JP1982056461U 1982-04-19 1982-04-19 integrated circuit device Pending JPS58159756U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982056461U JPS58159756U (en) 1982-04-19 1982-04-19 integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982056461U JPS58159756U (en) 1982-04-19 1982-04-19 integrated circuit device

Publications (1)

Publication Number Publication Date
JPS58159756U true JPS58159756U (en) 1983-10-25

Family

ID=30066989

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982056461U Pending JPS58159756U (en) 1982-04-19 1982-04-19 integrated circuit device

Country Status (1)

Country Link
JP (1) JPS58159756U (en)

Similar Documents

Publication Publication Date Title
JPS58159756U (en) integrated circuit device
JPS60183439U (en) integrated circuit
JPS58109254U (en) Chip carrier for face-down connected chips
JPS5933254U (en) semiconductor equipment
JPS5832656U (en) integrated circuit device
JPS5896276U (en) Measuring jig for integrated circuits
JPS606242U (en) hybrid integrated circuit
JPS59131158U (en) Chippukiyariya
JPS60179045U (en) Chip carrier type element
JPS606229U (en) Semiconductor integrated circuit package
JPS58111966U (en) integrated circuit components
JPS58166052U (en) integrated circuit device
JPS58168147U (en) semiconductor equipment
JPS5970347U (en) integrated circuit device
JPS605170U (en) Printed circuit board for semiconductor devices
JPS6061740U (en) Hybrid integrated circuit device
JPS58182438U (en) semiconductor equipment
JPS58191637U (en) Internal connection terminals for semiconductor devices
JPS5981042U (en) Semiconductor integrated circuit device with test pad
JPS5863703U (en) chip resistor
JPS58105200U (en) integrated circuit components
JPS6094835U (en) semiconductor equipment
JPS5999446U (en) Chippukiyariya
JPS58173240U (en) Semiconductor chip with alignment pattern
JPS59154788U (en) integrated circuit socket