JPS5999446U - Chippukiyariya - Google Patents
ChippukiyariyaInfo
- Publication number
- JPS5999446U JPS5999446U JP19504182U JP19504182U JPS5999446U JP S5999446 U JPS5999446 U JP S5999446U JP 19504182 U JP19504182 U JP 19504182U JP 19504182 U JP19504182 U JP 19504182U JP S5999446 U JPS5999446 U JP S5999446U
- Authority
- JP
- Japan
- Prior art keywords
- chippukiyariya
- chip carrier
- integrated circuit
- recorded
- utility
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図Ａ、 ＢおよびＣはそれぞれ従来のチップキャリ
アの正面図、上面図および底面図、第２図Ａ、 Ｂおよ
びＣはそれぞれ本考案の一実施例の正面図、上面図およ
び底面図である。Figures 1A, B and C are front, top and bottom views of a conventional chip carrier, respectively, and Figures 2A, B and C are front, top and bottom views of an embodiment of the present invention, respectively. be.
Claims (1)
ンダ材用パッドを有するチップキャリアにおいて、前記
チップキャリア上面の予め定めた部分にチェック用端子
を設けたことを特徴とするチップキャリア。A chip carrier having an integrated circuit chip mounted on an upper surface and a plurality of solder pads on a lower surface, characterized in that a check terminal is provided at a predetermined portion of the upper surface of the chip carrier.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19504182U JPS5999446U (en) | 1982-12-24 | 1982-12-24 | Chippukiyariya |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19504182U JPS5999446U (en) | 1982-12-24 | 1982-12-24 | Chippukiyariya |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5999446U true JPS5999446U (en) | 1984-07-05 |
Family
ID=30419032
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19504182U Pending JPS5999446U (en) | 1982-12-24 | 1982-12-24 | Chippukiyariya |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5999446U (en) |
-
1982
- 1982-12-24 JP JP19504182U patent/JPS5999446U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60141129U (en) | Terminal structure of leadless chip carrier | |
| JPS5999446U (en) | Chippukiyariya | |
| JPS592146U (en) | Electronic component package | |
| JPS60179045U (en) | Chip carrier type element | |
| JPS5936259U (en) | Polygonal Pinch Tupkyaria | |
| JPS6094861U (en) | printed circuit device | |
| JPS6078158U (en) | hybrid integrated circuit board | |
| JPS6117737U (en) | semiconductor equipment | |
| JPS5999445U (en) | Chippukiyariya | |
| JPS58138344U (en) | Chippukiyariya | |
| JPS58191651U (en) | integrated circuit | |
| JPS5954938U (en) | Multi-stage structure of leadless package | |
| JPS5981042U (en) | Semiconductor integrated circuit device with test pad | |
| JPS5839049U (en) | Chippukiyariya | |
| JPS6094862U (en) | printed circuit device | |
| JPS59104539U (en) | Chippukiyariya | |
| JPS58173240U (en) | Semiconductor chip with alignment pattern | |
| JPS5937745U (en) | semiconductor equipment | |
| JPS5936257U (en) | heat dissipation device | |
| JPS58159756U (en) | integrated circuit device | |
| JPS60169860U (en) | hybrid integrated circuit | |
| JPS5974737U (en) | integrated circuit package | |
| JPS606242U (en) | hybrid integrated circuit | |
| JPS59143051U (en) | integrated circuit device | |
| JPS5956750U (en) | Resin-encapsulated semiconductor device |