JPS57200995A - Refresh system of non-volatile memory - Google Patents
Refresh system of non-volatile memoryInfo
- Publication number
- JPS57200995A JPS57200995A JP8642881A JP8642881A JPS57200995A JP S57200995 A JPS57200995 A JP S57200995A JP 8642881 A JP8642881 A JP 8642881A JP 8642881 A JP8642881 A JP 8642881A JP S57200995 A JPS57200995 A JP S57200995A
- Authority
- JP
- Japan
- Prior art keywords
- memories
- registers
- mode
- addresses
- written
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title abstract 6
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To execute refreshment in a short time, by controlling plural memories so that the processes requiring a comparatively long time are executed simultaneously. CONSTITUTION:On memory circuits 1, 1', NMOS memories 3, 3' are provided. Its addresses to be read out or to be written are designated by address registers 5, 5' through address drivers 4, 4', and also data contents of said addresses are read out by data registers 7, 7' or are written from the data registers 7, 7', through input/output circuit 6, 6'. Those operation modes are switched in accordance with a mode signal from a controlling circuit 2, by both mode decoders 8, 8' and mode registers 9, 9'. In case of refreshing the memories 3, 3', the memories 3, 3' are controlled so that the processes requiring a comparatively long time are executed simultaneously.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56086428A JPS6037557B2 (en) | 1981-06-04 | 1981-06-04 | Non-volatile memory refresh method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56086428A JPS6037557B2 (en) | 1981-06-04 | 1981-06-04 | Non-volatile memory refresh method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57200995A true JPS57200995A (en) | 1982-12-09 |
JPS6037557B2 JPS6037557B2 (en) | 1985-08-27 |
Family
ID=13886625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56086428A Expired JPS6037557B2 (en) | 1981-06-04 | 1981-06-04 | Non-volatile memory refresh method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6037557B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6489099A (en) * | 1987-09-30 | 1989-04-03 | Toshiba Corp | Restorage device |
-
1981
- 1981-06-04 JP JP56086428A patent/JPS6037557B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6489099A (en) * | 1987-09-30 | 1989-04-03 | Toshiba Corp | Restorage device |
Also Published As
Publication number | Publication date |
---|---|
JPS6037557B2 (en) | 1985-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57150197A (en) | Storage circuit | |
JPS5652454A (en) | Input/output control method of variable word length memory | |
US5265063A (en) | Semiconductor memory device having a plurality of SRAMs operable in synchronism with a clock permitting simultaneous access to multiple data | |
KR960006039A (en) | Semiconductor memory | |
JPS62287499A (en) | Semiconductor memory device | |
KR0137462B1 (en) | Dynamic random access memory | |
JPS5525860A (en) | Memory system | |
JPS57200995A (en) | Refresh system of non-volatile memory | |
JPS6419581A (en) | Semiconductor memory device | |
DE59307527D1 (en) | Integrated semiconductor memory device | |
JPS5616980A (en) | Write-in system of one-bit of memory | |
JPS5538668A (en) | Memory unit | |
KR940001160A (en) | Signal processing structure to preselect memory address data | |
JPS57200997A (en) | Non-volatile semiconductor memory | |
JP2617675B2 (en) | Memory device and control method thereof | |
JPS5780892A (en) | Fault data preserving system | |
JPS54158829A (en) | Semiconductor memory device | |
JP3061835B2 (en) | Memory circuit | |
JPS61153895A (en) | Semiconductor memory device | |
GB1302313A (en) | ||
JPS56143581A (en) | Memory circuit with bcd decoder | |
JPS56169287A (en) | Static memory | |
JPS5764389A (en) | Data output reversing circuit of semiconductor memory device | |
JPS5622170A (en) | Vector operation processing system | |
JPH05241946A (en) | Random access memory device with built-in rom |