JPS57199040A - Synchronizing device for data transfer - Google Patents
Synchronizing device for data transferInfo
- Publication number
- JPS57199040A JPS57199040A JP56085252A JP8525281A JPS57199040A JP S57199040 A JPS57199040 A JP S57199040A JP 56085252 A JP56085252 A JP 56085252A JP 8525281 A JP8525281 A JP 8525281A JP S57199040 A JPS57199040 A JP S57199040A
- Authority
- JP
- Japan
- Prior art keywords
- synchronizing
- data
- component
- timing
- basic processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To evaluate and etc. of other kinds of component without remodeling a device or generating a new kind of component, by providing a data synchronizing device between a main memory and a basic processing device to transmit and receive data between them at a timing independent of timing of an input output-device. CONSTITUTION:Data synchronizing device 6 is connected to a processing system bus 4 and a data bus 5 between a main memory device 2a and a basic processing device 1 which controls the whole of a computer, and the device 2 and the synchronizing device 6 are connected by busses 4 and 5 and a bus 7 for synchronizing clocks. The basic processing device 1 and an input output processing device 3 are connected by busses 4 and 5. Data are transmitted and received between the basic processing device 1 and the device 2a at a timing independent of timing of the device 1 by the synchronizing device 6, thus testing, evaluating, and executing other kinds of component without remodeling the device or generating a new kind of component.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56085252A JPS57199040A (en) | 1981-06-01 | 1981-06-01 | Synchronizing device for data transfer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56085252A JPS57199040A (en) | 1981-06-01 | 1981-06-01 | Synchronizing device for data transfer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57199040A true JPS57199040A (en) | 1982-12-06 |
Family
ID=13853373
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56085252A Pending JPS57199040A (en) | 1981-06-01 | 1981-06-01 | Synchronizing device for data transfer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57199040A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6083445A (en) * | 1983-10-13 | 1985-05-11 | Fujitsu Ltd | Synchronization system for asynchronous signal |
JPS63300348A (en) * | 1987-05-30 | 1988-12-07 | Toshiba Corp | Microprocessor system |
JPH01144134A (en) * | 1987-11-30 | 1989-06-06 | Nec Corp | Space switching system |
-
1981
- 1981-06-01 JP JP56085252A patent/JPS57199040A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6083445A (en) * | 1983-10-13 | 1985-05-11 | Fujitsu Ltd | Synchronization system for asynchronous signal |
JPS63300348A (en) * | 1987-05-30 | 1988-12-07 | Toshiba Corp | Microprocessor system |
JPH0555908B2 (en) * | 1987-05-30 | 1993-08-18 | Tokyo Shibaura Electric Co | |
JPH01144134A (en) * | 1987-11-30 | 1989-06-06 | Nec Corp | Space switching system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0126163A4 (en) | Controller with status display unit. | |
ES8402092A1 (en) | Method and apparatus for measurements of channel operation. | |
EP0243297A3 (en) | Method for data flow control in a meshed data network | |
DE59104724D1 (en) | DEVICE FOR FUNCTION MONITORING EXTERNAL SYNCHRONIZATION ASSEMBLIES IN A MULTIPLE COMPUTER SYSTEM. | |
JPS5636709A (en) | Numerical control system | |
JPS57199040A (en) | Synchronizing device for data transfer | |
EP0379279A3 (en) | Data transmission synchroniser | |
JPS5745605A (en) | Synchronizing method between plural computers | |
JPS561642A (en) | Transmission error generating device | |
JPS57135538A (en) | Series data transmission system | |
JPS5429642A (en) | Controlling system by multimicrocomputer system of copying machines | |
JPS5757330A (en) | Data transfer system by connection of bus | |
JPS57207924A (en) | Input and output interface device | |
JPS57125425A (en) | System for information transmission | |
SU1005020A1 (en) | Data exchange control device | |
SU613317A1 (en) | Interface | |
JPS5674725A (en) | Computer system | |
JPS5643850A (en) | Intermultiplexer communication control system | |
MY105090A (en) | Serial date interface. | |
JPS5391506A (en) | Connection unit for bucket switching network | |
JPS57161916A (en) | Device for data transfer between input and output device using offset system and block multiplexer channel | |
JPS57176423A (en) | Process simulating system | |
JPS5633725A (en) | Connecting system for external unit | |
FR2319158A1 (en) | METHOD AND ASSEMBLY FOR DATA TRANSMISSION | |
JPS5719828A (en) | Data processing equipment |