[go: up one dir, main page]

JPS57187727A - Control system for channel buffer memory - Google Patents

Control system for channel buffer memory

Info

Publication number
JPS57187727A
JPS57187727A JP7188981A JP7188981A JPS57187727A JP S57187727 A JPS57187727 A JP S57187727A JP 7188981 A JP7188981 A JP 7188981A JP 7188981 A JP7188981 A JP 7188981A JP S57187727 A JPS57187727 A JP S57187727A
Authority
JP
Japan
Prior art keywords
tag
address
flag
partial
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7188981A
Other languages
Japanese (ja)
Inventor
Satoshi Koga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7188981A priority Critical patent/JPS57187727A/en
Publication of JPS57187727A publication Critical patent/JPS57187727A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To shorten the occupation time of a main storage part (MM) of a channel buffer memory (CHB) by storing partial store data from a channel directly in the main storage. CONSTITUTION:For partial storage by a channel CHP, an address is read out by the system of a request address register REG1 and a tag part TAG and four kind of coincidence circuit EOR perform address comparison. In the partial storage, partial store data are written from the register REG5 directly in a main storage. At this time, when there is a coincident address in the tag part TAG and it shows a block of an effective display (V) flag ''1'' and a modification display (C) flag of ''O'', a TAG write address is sent from the register REG2 to the tag part TAG to write 0 in the V flag of the corresponding block, and it is erased from the tag part TAG, but no processing regarding the tag part TAG is performed in other cases.
JP7188981A 1981-05-13 1981-05-13 Control system for channel buffer memory Pending JPS57187727A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7188981A JPS57187727A (en) 1981-05-13 1981-05-13 Control system for channel buffer memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7188981A JPS57187727A (en) 1981-05-13 1981-05-13 Control system for channel buffer memory

Publications (1)

Publication Number Publication Date
JPS57187727A true JPS57187727A (en) 1982-11-18

Family

ID=13473548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7188981A Pending JPS57187727A (en) 1981-05-13 1981-05-13 Control system for channel buffer memory

Country Status (1)

Country Link
JP (1) JPS57187727A (en)

Similar Documents

Publication Publication Date Title
CA1273713C (en) Vector processing system
ATE55528T1 (en) VIDEO SIGNAL PROCESSING CIRCUITS.
IE872506L (en) Executing two instruction sequences in an order determined¹in advance¹¹¹¹¹¹¹¹in advance
SE8604222D0 (en) SET AND DEVICE TO EXECUTE IN ORDER IN ORDER TO EXECUTE TWO INSTRUCTION SEQUENCES
JPS57187727A (en) Control system for channel buffer memory
EP0390340A3 (en) Data memory system and operating method
AU624462B2 (en) System for detecting overwriting of data in a buffer memory, particularly for a data switch
JPS5731049A (en) Information processing equipment
JPS5740790A (en) Storage control system
JPS6478361A (en) Data processing system
JPS6484473A (en) Magnetic tape copy system
JPS5712469A (en) Buffer memory control system
JPS5483328A (en) Information processing system
JPS5794974A (en) Buffer memory control system
JPS57212606A (en) Magnetic card recording system
JPS5797159A (en) Data processing device
JPS6489099A (en) Restorage device
JPS5677967A (en) Buffer memory control system
JPS57143781A (en) Control system for storage device
JPS556685A (en) Intermediate buffer memory control system
JPS5643896A (en) Key telephone control circuit
JPS55146551A (en) Information processing unit
JPS57162169A (en) Control system for buffer memory
JPS5696334A (en) Prefetch system
JPS5680868A (en) Buffer memory device