JPS55156335A - Semiconductor device and its manufacture - Google Patents
Semiconductor device and its manufactureInfo
- Publication number
- JPS55156335A JPS55156335A JP6325279A JP6325279A JPS55156335A JP S55156335 A JPS55156335 A JP S55156335A JP 6325279 A JP6325279 A JP 6325279A JP 6325279 A JP6325279 A JP 6325279A JP S55156335 A JPS55156335 A JP S55156335A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- regions
- type
- region
- porous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 abstract 2
- 229910052681 coesite Inorganic materials 0.000 abstract 2
- 229910052906 cristobalite Inorganic materials 0.000 abstract 2
- 238000009792 diffusion process Methods 0.000 abstract 2
- 238000005468 ion implantation Methods 0.000 abstract 2
- 229910021426 porous silicon Inorganic materials 0.000 abstract 2
- 239000000377 silicon dioxide Substances 0.000 abstract 2
- 235000012239 silicon dioxide Nutrition 0.000 abstract 2
- 229910052682 stishovite Inorganic materials 0.000 abstract 2
- 239000002344 surface layer Substances 0.000 abstract 2
- 229910052905 tridymite Inorganic materials 0.000 abstract 2
- 238000006243 chemical reaction Methods 0.000 abstract 1
- 238000003487 electrochemical reaction Methods 0.000 abstract 1
- 239000010410 layer Substances 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
- 238000000926 separation method Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/7627—Vertical isolation by full isolation by porous oxide silicon, i.e. FIPOS techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76281—Lateral isolation by selective oxidation of silicon
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
- Thin Film Transistor (AREA)
Abstract
PURPOSE:To reduce the floating capacity and make the separation between elements easier for a semiconductor device by a methos wherein P-type and N-type regions are formed in the surface layer of a P-type monocrystal Si substrate and then side and bottom surfaces of these regions are surrounded with porous SiO2 layers obtained by oxidizing polycritical Si. CONSTITUTION:In a main surface layer 5 of a P-type Si substrate 1 N-type regions 20 and 21 are formed by ion implantation or diffusion, and then electrochemical reaction is appplied on the substrate 1 in a solution of hydrofluoric acid to prduce porous Si regions 22 in the substrate 1 under the condition that the substrate 1 is used as the anode. On this occasion, to prevent an anode forming current from passing into the regions 20 and 21, the level of the forming voltage is selected to a value not higher than the diffusion voltage of PN-junctions between the substrate 1 and the regions 20, 21. In such a manner, the reaction is continued until most parts of the substrate 1 is changed into the porous Si resion 22 while surrounding the regions 20 and 21. One region 20 is transformed into a P-type region 24 by ion implantation and this region 24 and the other region 21 are covered with SiO2 films 25 and 26, respectively.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6325279A JPS55156335A (en) | 1979-05-24 | 1979-05-24 | Semiconductor device and its manufacture |
GB7934894A GB2038548B (en) | 1978-10-27 | 1979-10-08 | Isolating semiconductor device by porous silicon oxide |
CA337,192A CA1130014A (en) | 1978-10-27 | 1979-10-09 | Semiconductor devices and method of manufacturing the same |
NL7907715A NL7907715A (en) | 1978-10-27 | 1979-10-19 | SEMICONDUCTOR DEVICES AND METHOD FOR MANUFACTURING THEM. |
DE2943435A DE2943435C2 (en) | 1978-10-27 | 1979-10-26 | Semiconductor structure and process for its manufacture |
FR7926657A FR2440080A1 (en) | 1978-10-27 | 1979-10-26 | SEMICONDUCTOR DEVICES AND METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPRISING POROUS SILICON REGIONS MADE BY ANODINATION |
US06/329,759 US4393577A (en) | 1978-10-27 | 1981-12-11 | Semiconductor devices and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6325279A JPS55156335A (en) | 1979-05-24 | 1979-05-24 | Semiconductor device and its manufacture |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55156335A true JPS55156335A (en) | 1980-12-05 |
JPS5741823B2 JPS5741823B2 (en) | 1982-09-04 |
Family
ID=13223867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6325279A Granted JPS55156335A (en) | 1978-10-27 | 1979-05-24 | Semiconductor device and its manufacture |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55156335A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55162240A (en) * | 1979-06-04 | 1980-12-17 | Nippon Telegr & Teleph Corp <Ntt> | Semiconductor device and its manufacture |
JPS57107049A (en) * | 1980-12-25 | 1982-07-03 | Seiko Epson Corp | Semiconductor device |
KR100466224B1 (en) * | 2001-01-09 | 2005-01-13 | 텔레포스 주식회사 | Fabrication method of base substrate for mounting semiconductor chip |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50120281A (en) * | 1974-03-05 | 1975-09-20 | ||
JPS51278A (en) * | 1974-06-18 | 1976-01-05 | Matsushita Electric Ind Co Ltd | HANDOTAISHUSEKIKAIROKITAINO SEIZOHOHO |
JPS5559735A (en) * | 1978-10-27 | 1980-05-06 | Nippon Telegr & Teleph Corp <Ntt> | Substrate body for semiconductor integrated circuit and its preparation |
JPS5559736A (en) * | 1978-10-27 | 1980-05-06 | Nippon Telegr & Teleph Corp <Ntt> | Substrate body for semiconductor integrated circuit and its preparation |
-
1979
- 1979-05-24 JP JP6325279A patent/JPS55156335A/en active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50120281A (en) * | 1974-03-05 | 1975-09-20 | ||
JPS51278A (en) * | 1974-06-18 | 1976-01-05 | Matsushita Electric Ind Co Ltd | HANDOTAISHUSEKIKAIROKITAINO SEIZOHOHO |
JPS5559735A (en) * | 1978-10-27 | 1980-05-06 | Nippon Telegr & Teleph Corp <Ntt> | Substrate body for semiconductor integrated circuit and its preparation |
JPS5559736A (en) * | 1978-10-27 | 1980-05-06 | Nippon Telegr & Teleph Corp <Ntt> | Substrate body for semiconductor integrated circuit and its preparation |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55162240A (en) * | 1979-06-04 | 1980-12-17 | Nippon Telegr & Teleph Corp <Ntt> | Semiconductor device and its manufacture |
JPS5741824B2 (en) * | 1979-06-04 | 1982-09-04 | ||
JPS57107049A (en) * | 1980-12-25 | 1982-07-03 | Seiko Epson Corp | Semiconductor device |
KR100466224B1 (en) * | 2001-01-09 | 2005-01-13 | 텔레포스 주식회사 | Fabrication method of base substrate for mounting semiconductor chip |
Also Published As
Publication number | Publication date |
---|---|
JPS5741823B2 (en) | 1982-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5742161A (en) | Semiconductor and production thereof | |
JPS5710992A (en) | Semiconductor device and manufacture therefor | |
JPS5563840A (en) | Semiconductor integrated device | |
JPS6482615A (en) | Manufacture of semiconductor element | |
JPS55140265A (en) | Semiconductor memory device and method of fabricating the same | |
JPS55156335A (en) | Semiconductor device and its manufacture | |
JPS5553461A (en) | Manufacture of semiconductor device | |
JPS5575264A (en) | Charge transfer element | |
JPS5567161A (en) | Semiconductor memory storage | |
EP0329309A3 (en) | Technique for fabricating complementary dielectrically isolated wafer | |
JPS57103349A (en) | Semiconductor memory device | |
JPS55121680A (en) | Manufacture of semiconductor device | |
JPS56133844A (en) | Semiconductor device | |
JPS55162263A (en) | Semiconductor device | |
JPS6455853A (en) | Semiconductor device and manufacture thereof | |
JPS56122174A (en) | Manufacture of silicon solar battery cell | |
JPS5778181A (en) | Semiconductor variable capacity element | |
JPS56148859A (en) | Capacity element | |
JPS5511370A (en) | Semiconductor laser system | |
JPS54126489A (en) | Stripe structure of semiconductor laser element | |
JPS5578568A (en) | Manufacture of semiconductor device | |
JPS5613748A (en) | Semiconductor intergrated circuit | |
JPS6430247A (en) | Semiconductor device | |
JPS5795681A (en) | Impurity diffusion method of compound semiconductor | |
JPS56137621A (en) | Semiconductor device and its manufacture |