[go: up one dir, main page]

JP5752254B2 - 半導体デバイス - Google Patents

半導体デバイス Download PDF

Info

Publication number
JP5752254B2
JP5752254B2 JP2013529752A JP2013529752A JP5752254B2 JP 5752254 B2 JP5752254 B2 JP 5752254B2 JP 2013529752 A JP2013529752 A JP 2013529752A JP 2013529752 A JP2013529752 A JP 2013529752A JP 5752254 B2 JP5752254 B2 JP 5752254B2
Authority
JP
Japan
Prior art keywords
dopant
substrate
passivation layer
layer
type dopant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2013529752A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013543257A (ja
Inventor
アンダーソン、カロライン
フォンペイライン、ジーン
マルチオリ、キアラ
ウェブ、デービッド、ジェイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2013543257A publication Critical patent/JP2013543257A/ja
Application granted granted Critical
Publication of JP5752254B2 publication Critical patent/JP5752254B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28255Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor belonging to Group IV and not being elemental silicon, e.g. Ge, SiGe, SiGeC
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • H10D62/235Channel regions of field-effect devices of FETs of IGFETs
    • H10D62/314Channel regions of field-effect devices of FETs of IGFETs having vertical doping variations 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/60Impurity distributions or concentrations
    • H10D62/605Planar doped, e.g. atomic-plane doped or delta-doped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/822Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/66Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/691Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates 

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP2013529752A 2010-09-28 2011-09-22 半導体デバイス Expired - Fee Related JP5752254B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP10180822 2010-09-28
EP10180822.8 2010-09-28
PCT/IB2011/054162 WO2012042442A1 (en) 2010-09-28 2011-09-22 Semiconductor device with a gate stack

Publications (2)

Publication Number Publication Date
JP2013543257A JP2013543257A (ja) 2013-11-28
JP5752254B2 true JP5752254B2 (ja) 2015-07-22

Family

ID=44789561

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013529752A Expired - Fee Related JP5752254B2 (ja) 2010-09-28 2011-09-22 半導体デバイス

Country Status (5)

Country Link
JP (1) JP5752254B2 (zh)
CN (1) CN103125014B (zh)
DE (1) DE112011103249B4 (zh)
GB (1) GB2497257B (zh)
WO (1) WO2012042442A1 (zh)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001144087A (ja) * 1999-11-12 2001-05-25 Natl Research Inst For Metals Ministry Of Education Culture Sports Science & Technology 5族元素による酸化物/半導体界面の安定化方法と安定化半導体
KR20010110769A (ko) * 2000-02-17 2001-12-13 롤페스 요하네스 게라투스 알베르투스 반도체 디바이스 및 그 제조 방법
JP2004006959A (ja) * 2001-04-12 2004-01-08 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
US6852645B2 (en) * 2003-02-13 2005-02-08 Texas Instruments Incorporated High temperature interface layer growth for high-k gate dielectric
WO2005101477A1 (ja) * 2004-04-14 2005-10-27 Fujitsu Limited 半導体装置及びその製造方法
US20060086950A1 (en) * 2004-10-13 2006-04-27 Matty Caymax Method for making a passivated semiconductor substrate
CN100583450C (zh) * 2005-03-11 2010-01-20 富士通微电子株式会社 半导体器件及其制造方法
US7446380B2 (en) 2005-04-29 2008-11-04 International Business Machines Corporation Stabilization of flatband voltages and threshold voltages in hafnium oxide based silicon transistors for CMOS
WO2009156954A1 (en) * 2008-06-25 2009-12-30 Nxp B.V. Interfacial layer regrowth control in high-k gate structure for field effect transistor

Also Published As

Publication number Publication date
DE112011103249B4 (de) 2014-01-23
GB2497257B (en) 2013-11-06
CN103125014A (zh) 2013-05-29
DE112011103249T5 (de) 2013-08-14
CN103125014B (zh) 2015-09-23
JP2013543257A (ja) 2013-11-28
WO2012042442A1 (en) 2012-04-05
GB201306306D0 (en) 2013-05-22
GB2497257A (en) 2013-06-05

Similar Documents

Publication Publication Date Title
US11456219B2 (en) Gate-all-around FETs having uniform threshold voltage
US20190318966A1 (en) High k metal gate stack with single work-function metal
US9768030B2 (en) Method for forming tunnel MOSFET with ferroelectric gate stack
US6784101B1 (en) Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation
KR101375833B1 (ko) 게르마늄 나노로드를 구비한 전계효과 트랜지스터 및 그제조방법
JP5535706B2 (ja) 半導体装置の製造方法
US7863126B2 (en) Fabrication of a CMOS structure with a high-k dielectric layer oxidizing an aluminum layer in PFET region
US7928502B2 (en) Transistor devices with nano-crystal gate structures
US8901616B2 (en) Gate stack including a high-K gate dielectric that is optimized for low voltage applications
US20060234433A1 (en) Transistors and methods of manufacture thereof
US7507632B2 (en) Semiconductor device and manufacturing method thereof
Nakakita et al. Interface-controlled self-align source/drain Ge p-channel metal–oxide–semiconductor field-effect transistors fabricated using thermally oxidized GeO2 interfacial layers
JP4719161B2 (ja) トランジスタの製造方法
JP2018537860A (ja) 可変ゲート長の垂直電界効果トランジスタ構造及びその製造方法
US20130032881A1 (en) Asymmetric Source-Drain Field Effect Transistor and Method of Making
US20120012939A1 (en) Semiconductor device and method of manufacturing the same
US20080050898A1 (en) Semiconductor devices and methods of manufacture thereof
US20160163814A1 (en) Replacement gate pfet materials having improved nbti performance
JP5752254B2 (ja) 半導体デバイス
US20080023765A1 (en) Semiconductor Devices and Methods of Fabricating the Same
US10431672B1 (en) Method of forming a III-V and Zn based finFET structure using low temperature deposition techniques
Verheyen et al. Demonstration of recessed SiGe S/D and inserted metal gate on HfO/sub 2/for high performance pFETs.
JP2010123669A (ja) 半導体装置およびその製造方法
Oh et al. Additive mobility enhancement and off-state current reduction in SiGe channel pMOSFETs with optimized Si Cap and high-k metal gate stacks
JP2007318012A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140508

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20141216

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20141217

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150310

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150421

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150519

R150 Certificate of patent or registration of utility model

Ref document number: 5752254

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees