[go: up one dir, main page]

FR2784229B1 - Procede de formation d'un contact autoaligne dans un dispositif a semiconducteur - Google Patents

Procede de formation d'un contact autoaligne dans un dispositif a semiconducteur

Info

Publication number
FR2784229B1
FR2784229B1 FR9907076A FR9907076A FR2784229B1 FR 2784229 B1 FR2784229 B1 FR 2784229B1 FR 9907076 A FR9907076 A FR 9907076A FR 9907076 A FR9907076 A FR 9907076A FR 2784229 B1 FR2784229 B1 FR 2784229B1
Authority
FR
France
Prior art keywords
self
forming
semiconductor device
aligned contact
aligned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR9907076A
Other languages
English (en)
Other versions
FR2784229A1 (fr
Inventor
Chang Hyum Cho
Kyu Hyun Lee
Lae Goo Lee
Sang Sub Jeong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2784229A1 publication Critical patent/FR2784229A1/fr
Application granted granted Critical
Publication of FR2784229B1 publication Critical patent/FR2784229B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
FR9907076A 1998-06-17 1999-06-04 Procede de formation d'un contact autoaligne dans un dispositif a semiconducteur Expired - Lifetime FR2784229B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019980022733A KR100284535B1 (ko) 1998-06-17 1998-06-17 반도체장치의자기정렬콘택형성방법

Publications (2)

Publication Number Publication Date
FR2784229A1 FR2784229A1 (fr) 2000-04-07
FR2784229B1 true FR2784229B1 (fr) 2004-03-12

Family

ID=19539795

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9907076A Expired - Lifetime FR2784229B1 (fr) 1998-06-17 1999-06-04 Procede de formation d'un contact autoaligne dans un dispositif a semiconducteur

Country Status (8)

Country Link
US (1) US6337275B1 (fr)
JP (2) JP2000031085A (fr)
KR (1) KR100284535B1 (fr)
CN (1) CN1107340C (fr)
DE (1) DE19925657B4 (fr)
FR (1) FR2784229B1 (fr)
GB (1) GB2338596B (fr)
TW (1) TW439202B (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6376344B1 (en) * 1999-10-20 2002-04-23 Texas Instruments Incorporated Semiconductor device with fully self-aligned local interconnects, and method for fabricating the device
KR100334572B1 (ko) * 1999-08-26 2002-05-03 윤종용 반도체 장치의 자기정렬 콘택 형성 방법
KR100527577B1 (ko) * 1999-12-24 2005-11-09 주식회사 하이닉스반도체 반도체소자의 제조방법
US6261924B1 (en) * 2000-01-21 2001-07-17 Infineon Technologies Ag Maskless process for self-aligned contacts
KR100388477B1 (ko) * 2000-12-11 2003-06-25 주식회사 하이닉스반도체 반도체 장치의 콘택홀 형성 방법
KR100410980B1 (ko) * 2001-04-24 2003-12-18 삼성전자주식회사 반도체 소자의 셀프얼라인 콘택패드 형성방법
KR100414563B1 (ko) * 2001-06-29 2004-01-07 주식회사 하이닉스반도체 반도체 소자의 제조 방법
KR100442962B1 (ko) * 2001-12-26 2004-08-04 주식회사 하이닉스반도체 반도체소자의 금속배선 콘택플러그 형성방법
KR100444302B1 (ko) * 2001-12-29 2004-08-11 주식회사 하이닉스반도체 반도체 소자 제조방법
KR100869357B1 (ko) * 2002-05-17 2008-11-19 주식회사 하이닉스반도체 공극 발생을 최소화할 수 있는 반도체소자 제조방법
US7105442B2 (en) * 2002-05-22 2006-09-12 Applied Materials, Inc. Ashable layers for reducing critical dimensions of integrated circuit features
US20040059726A1 (en) * 2002-09-09 2004-03-25 Jeff Hunter Context-sensitive wordless search
KR100587635B1 (ko) * 2003-06-10 2006-06-07 주식회사 하이닉스반도체 반도체소자의 제조 방법
KR100670706B1 (ko) * 2004-06-08 2007-01-17 주식회사 하이닉스반도체 반도체 소자의 콘택 플러그 형성 방법
KR20060099870A (ko) * 2005-03-15 2006-09-20 삼성전자주식회사 캡핑막을 구비하는 박막 트랜지스터 및 그 제조 방법
US8124537B2 (en) * 2008-02-12 2012-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Method for etching integrated circuit structure
US9064801B1 (en) 2014-01-23 2015-06-23 International Business Machines Corporation Bi-layer gate cap for self-aligned contact formation
KR102183038B1 (ko) 2014-07-16 2020-11-26 삼성전자주식회사 반도체 장치의 제조 방법
US10622458B2 (en) 2017-05-19 2020-04-14 International Business Machines Corporation Self-aligned contact for vertical field effect transistor

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02121336A (ja) * 1988-10-31 1990-05-09 Hitachi Ltd 半導体装置及びその製造方法
KR950011643B1 (ko) * 1992-04-17 1995-10-07 현대전자산업주식회사 반도체장치 및 그 제조방법
DE59308761D1 (de) * 1992-04-29 1998-08-20 Siemens Ag Verfahren zur Herstellung eines Kontaktlochs zu einem dotierten Bereich
US5416349A (en) * 1993-12-16 1995-05-16 National Semiconductor Corporation Increased-density flash EPROM that requires less area to form the metal bit line-to-drain contacts
US5482894A (en) * 1994-08-23 1996-01-09 Texas Instruments Incorporated Method of fabricating a self-aligned contact using organic dielectric materials
US5723381A (en) * 1995-09-27 1998-03-03 Siemens Aktiengesellschaft Formation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud
JP2953404B2 (ja) * 1995-12-08 1999-09-27 ソニー株式会社 半導体装置及びその製造方法
JP3599466B2 (ja) * 1996-03-18 2004-12-08 株式会社日立製作所 半導体集積回路装置の製造方法
JP3215320B2 (ja) * 1996-03-22 2001-10-02 株式会社東芝 半導体装置の製造方法
JP3795634B2 (ja) * 1996-06-19 2006-07-12 株式会社東芝 半導体装置の製造方法
US5670404A (en) * 1996-06-21 1997-09-23 Industrial Technology Research Institute Method for making self-aligned bit line contacts on a DRAM circuit having a planarized insulating layer
US6136700A (en) * 1996-12-20 2000-10-24 Texas Instruments Incorporated Method for enhancing the performance of a contact
US5817562A (en) * 1997-01-24 1998-10-06 Taiwan Semiconductor Manufacturing Company, Ltd Method for making improved polysilicon FET gate electrode structures and sidewall spacers for more reliable self-aligned contacts (SAC)
US6069077A (en) * 1997-07-07 2000-05-30 Vanguard International Semiconductor Corporation UV resist curing as an indirect means to increase SiN corner selectivity on self-aligned contact etching process
KR100276387B1 (ko) * 1998-01-08 2000-12-15 윤종용 반도체 장치의 자기정렬 콘택 형성 방법
US6074915A (en) * 1998-08-17 2000-06-13 Taiwan Semiconductor Manufacturing Company Method of making embedded flash memory with salicide and sac structure
US6037223A (en) * 1998-10-23 2000-03-14 Taiwan Semiconductor Manufacturing Company, Ltd. Stack gate flash memory cell featuring symmetric self aligned contact structures

Also Published As

Publication number Publication date
US6337275B1 (en) 2002-01-08
JP2000031085A (ja) 2000-01-28
TW439202B (en) 2001-06-07
KR20000002141A (ko) 2000-01-15
CN1239815A (zh) 1999-12-29
GB9909492D0 (en) 1999-06-23
KR100284535B1 (ko) 2001-04-02
DE19925657A1 (de) 1999-12-23
FR2784229A1 (fr) 2000-04-07
JP2007329501A (ja) 2007-12-20
GB2338596A (en) 1999-12-22
GB2338596B (en) 2001-08-15
CN1107340C (zh) 2003-04-30
DE19925657B4 (de) 2006-07-06

Similar Documents

Publication Publication Date Title
FR2773417B1 (fr) Procede de formation d'un contact auto-aligne dans un dipositif a semiconducteur
FR2784229B1 (fr) Procede de formation d'un contact autoaligne dans un dispositif a semiconducteur
FR2780200B1 (fr) Dispositif et procede de formation d'un dispositif presentant une cavite a atmosphere controlee
FR2813144B1 (fr) Procede pour empecher la courbure de couches de semiconducteur et dispositif a semiconducteur forme par ce procede
EP0666590A3 (fr) Méthode pour la fabrication de sillons dans un dispositif semi-conducteur.
EP1162519A4 (fr) Dispositif et procede de production d'un hologramme
FR2767603B1 (fr) Procede de fabrication d'un dispositif a semiconducteur sur un substrat semiconducteur
FR2764734B1 (fr) Procede de formation de plots de contact d'un dispositif a semiconducteur
EP1120822A4 (fr) Procede de production d'un dispositif a semi-conducteur
FR2676143B1 (fr) Procede pour fabriquer une electrode metallique dans un dispositif semi-conducteur.
EP1014453A4 (fr) Dispositif a semiconducteur et procede de fabrication d'un tel dispositif
EP1341224A4 (fr) Procede d'elaboration d'un dispositif semi-conducteur
EP1319735A4 (fr) Procede de fabrication d'un electrolyseur, procede et dispositif permettant de souder un electrolyseur a une nervure d'electrolyseur
FR2704689B1 (fr) Procede de formation de motif fin dans un dispositif a semi-conducteur.
FR2767223B1 (fr) Procede d'interconnexion a travers un materiau semi-conducteur, et dispositif obtenu
GB2336945B (en) Method for forming interconnection structure for a semiconductor device
FR2802676B1 (fr) Procede et dispositif de deploiement d'une supervision distribuee
FR2779008B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
FR2784739B1 (fr) Dispositif d'eclairage destine a etre place en hauteur
FR2778354B1 (fr) Procede et dispositif de faconnage d'une soudure sur un manchon support
FR2782839B1 (fr) Procede de fabrication d'un dispositif a semiconducteur
SG54548A1 (en) Contact formation for a semiconductor device
EP1164306A4 (fr) Dispositif a contact frottant et procede de commande d'un contact frottant
FR2763743B1 (fr) Procede de fabrication d'un siliciure auto-aligne
FR2779182B1 (fr) Procede de commande d'un dispositif de levee de soupages

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20