[go: up one dir, main page]

DE69432063D1 - Bussteuereinrichtung - Google Patents

Bussteuereinrichtung

Info

Publication number
DE69432063D1
DE69432063D1 DE69432063T DE69432063T DE69432063D1 DE 69432063 D1 DE69432063 D1 DE 69432063D1 DE 69432063 T DE69432063 T DE 69432063T DE 69432063 T DE69432063 T DE 69432063T DE 69432063 D1 DE69432063 D1 DE 69432063D1
Authority
DE
Germany
Prior art keywords
bus controller
bus
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69432063T
Other languages
English (en)
Other versions
DE69432063T2 (de
Inventor
Yasuyuki Yamamoto
Toshiya Ishibashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Interactive Entertainment Inc
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Application granted granted Critical
Publication of DE69432063D1 publication Critical patent/DE69432063D1/de
Publication of DE69432063T2 publication Critical patent/DE69432063T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4054—Coupling between buses using bus bridges where the bridge performs a synchronising function where the function is bus cycle extension, e.g. to meet the timing requirements of the target bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
DE69432063T 1993-05-14 1994-05-09 Bussteuereinrichtung Expired - Lifetime DE69432063T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11284193A JP3608804B2 (ja) 1993-05-14 1993-05-14 バス制御装置

Publications (2)

Publication Number Publication Date
DE69432063D1 true DE69432063D1 (de) 2003-03-06
DE69432063T2 DE69432063T2 (de) 2003-10-30

Family

ID=14596876

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69432063T Expired - Lifetime DE69432063T2 (de) 1993-05-14 1994-05-09 Bussteuereinrichtung

Country Status (7)

Country Link
US (2) US5682555A (de)
EP (2) EP0624846B1 (de)
JP (1) JP3608804B2 (de)
KR (1) KR100319331B1 (de)
DE (1) DE69432063T2 (de)
MY (1) MY110919A (de)
TW (1) TW535941U (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5687329A (en) * 1995-09-29 1997-11-11 International Business Machines Corporation Information handling system including a data bus management unit, an address management unit for isolating processor buses from I/O and memory
TW315559B (en) * 1996-03-19 1997-09-11 Hitachi Ltd Communication control device and communication system thereof
JPH09311812A (ja) * 1996-05-24 1997-12-02 Oki Electric Ind Co Ltd マイクロコンピュータ
US6016527A (en) * 1996-09-30 2000-01-18 Lsi Logic Corporation Method and apparatus for improving fairness in SCSI bus arbitration
US6336159B1 (en) 1997-06-25 2002-01-01 Intel Corporation Method and apparatus for transferring data in source-synchronous protocol and transferring signals in common clock protocol in multiple agent processing system
US6507920B1 (en) * 1999-07-15 2003-01-14 Teradyne, Inc. Extending synchronous busses by arbitrary lengths using native bus protocol
US7366843B2 (en) * 2002-06-28 2008-04-29 Sun Microsystems, Inc. Computer system implementing synchronized broadcast using timestamps
US7103701B2 (en) * 2002-09-23 2006-09-05 Hewlett-Packard Development Company, L.P. Memory bus interface
US6775191B1 (en) * 2002-10-22 2004-08-10 Silicon Magnetic Systems Memory circuit with selective address path
FI20022113L (fi) * 2002-11-29 2004-08-06 Nokia Corp Menetelmä ja järjestelmä väyläleveyden tunnistamiseksi, elektroniikkalaite ja oheislaite
KR100532471B1 (ko) * 2003-09-26 2005-12-01 삼성전자주식회사 입출력 데이터 위스 조절이 가능한 메모리 장치 및 그위스 조절 방법
US7366864B2 (en) * 2004-03-08 2008-04-29 Micron Technology, Inc. Memory hub architecture having programmable lane widths
CN1299214C (zh) * 2004-03-12 2007-02-07 南京大学 一种pci接口ad总线再复用的方法
US8370581B2 (en) 2005-06-30 2013-02-05 Intel Corporation System and method for dynamic data prefetching

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2576432B1 (fr) * 1985-01-24 1989-06-02 Brion Alain Dispositif d'echange de donnees entre un calculateur et une unite peripherique
JPS61175845A (ja) * 1985-01-31 1986-08-07 Toshiba Corp マイクロプロセツサシステム
JPS6226561A (ja) * 1985-07-26 1987-02-04 Toshiba Corp パ−ソナルコンピユ−タ
US4947368A (en) * 1987-05-01 1990-08-07 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5155812A (en) * 1989-05-04 1992-10-13 Texas Instruments Incorporated Devices and method for generating and using systems, software waitstates on address boundaries in data processing
GB2211326B (en) * 1987-10-16 1991-12-11 Hitachi Ltd Address bus control apparatus
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
JPH0212541A (ja) * 1988-04-29 1990-01-17 Internatl Business Mach Corp <Ibm> コンピユーテイング・システム及びその動作方法
US5301278A (en) * 1988-04-29 1994-04-05 International Business Machines Corporation Flexible dynamic memory controller
US5274781A (en) * 1988-07-25 1993-12-28 Allen-Bradley Company, Inc. Programmable controller module identification by interconnecting the input and output ports of a module in a predefined manner
US5193193A (en) * 1988-09-14 1993-03-09 Silicon Graphics, Inc. Bus control system for arbitrating requests with predetermined on/off time limitations
US5274767A (en) * 1988-09-23 1993-12-28 Allen-Bradley Company, Inc. Programmable controller with module identification and diagnostic mechanism
US5287457A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Computer system DMA transfer
US5416907A (en) * 1990-06-15 1995-05-16 Digital Equipment Corporation Method and apparatus for transferring data processing data transfer sizes
US5287528A (en) * 1990-07-03 1994-02-15 National Instruments Corporation IEEE 488 interface for message handling method
JPH0470946A (ja) * 1990-07-04 1992-03-05 Mitsubishi Electric Corp Ｄｍａコントローラを内蔵した処理装置
EP0466970B1 (de) * 1990-07-20 2004-09-22 Infineon Technologies AG Mikroprozessor mit einer Vielzahl von Buskonfigurationen
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
JPH04157550A (ja) * 1990-10-22 1992-05-29 Toshiba Corp パーソナルコンピュータシステム
EP0488685B1 (de) * 1990-11-29 2000-11-02 Fujitsu Limited ISDN-Schnittstellenschaltung
JPH05173938A (ja) * 1991-10-08 1993-07-13 Fujitsu Ltd 間欠ｄｍａ制御方式
DE69228975T2 (de) * 1991-10-28 1999-11-18 Eastman Kodak Co., Rochester Steuerungsschaltung zur Datenübertragung von einem VME-Bus zu einer SCSI-Platteneinheit
JP2836321B2 (ja) * 1991-11-05 1998-12-14 三菱電機株式会社 データ処理装置
JPH05173932A (ja) * 1991-12-24 1993-07-13 Toshiba Corp データ転送装置
US5241632A (en) * 1992-01-30 1993-08-31 Digital Equipment Corporation Programmable priority arbiter

Also Published As

Publication number Publication date
US5935428A (en) 1999-08-10
EP1197871A2 (de) 2002-04-17
EP1197871A3 (de) 2009-09-30
TW535941U (en) 2003-06-01
DE69432063T2 (de) 2003-10-30
EP0624846B1 (de) 2003-01-29
JP3608804B2 (ja) 2005-01-12
KR100319331B1 (ko) 2002-04-06
EP0624846A2 (de) 1994-11-17
US5682555A (en) 1997-10-28
MY110919A (en) 1999-06-30
EP0624846A3 (de) 1995-01-18
JPH06324990A (ja) 1994-11-25

Similar Documents

Publication Publication Date Title
DE69315423D1 (de) Neuro-Pid Regler
FI99156B (fi) Sähköohjauslaite
DE69510509D1 (de) Wechselrichtersteuerung
DE69422750D1 (de) Serielles Bussystem
NO954685D0 (no) Defibrillator-elektrodesystem
NO942613L (no) Robot-skjæresystem
DE69432063D1 (de) Bussteuereinrichtung
DE69433489D1 (de) Keratorefraktives system
DE69401719D1 (de) Gelenkbus
DE69410617D1 (de) Datenbus
FI960087L (fi) Koelaitteiston muistinohjauslaite
DE69409335D1 (de) Werkzeugsystem
UA564S (uk) Автобус
KR960038397U (ko) 버스제어장치
KR950030690U (ko) 버스용 도어 콘트롤러 케이블
KR950009673U (ko) 마이크로프로세서를 이용한 콘트롤러
KR940011904U (ko) 진료버스
KR950007076U (ko) 좌석버스용 요금함
KR960008281U (ko) 버스 승차대
KR940027544U (ko) 릴레이 제어장치
KR950012625U (ko) 유선 콘트롤러
KR950015182U (ko) 전원 제어장치
NO934408L (no) Trepunkt-regulator
KR950017525U (ko) 버스용 중앙집중식 히터장치
KR970045856U (ko) 버스의 행선지표시판

Legal Events

Date Code Title Description
8364 No opposition during term of opposition