[go: up one dir, main page]

DE69410617D1 - Datenbus - Google Patents

Datenbus

Info

Publication number
DE69410617D1
DE69410617D1 DE69410617T DE69410617T DE69410617D1 DE 69410617 D1 DE69410617 D1 DE 69410617D1 DE 69410617 T DE69410617 T DE 69410617T DE 69410617 T DE69410617 T DE 69410617T DE 69410617 D1 DE69410617 D1 DE 69410617D1
Authority
DE
Germany
Prior art keywords
data bus
bus
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69410617T
Other languages
English (en)
Other versions
DE69410617T2 (de
Inventor
David Flynn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
Advanced Risc Machines Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Risc Machines Ltd filed Critical Advanced Risc Machines Ltd
Publication of DE69410617D1 publication Critical patent/DE69410617D1/de
Application granted granted Critical
Publication of DE69410617T2 publication Critical patent/DE69410617T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
DE69410617T 1993-08-20 1994-08-04 Datenbus Expired - Lifetime DE69410617T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9317361A GB2281137B (en) 1993-08-20 1993-08-20 Data bus
PCT/GB1994/001712 WO1995006287A1 (en) 1993-08-20 1994-08-04 Data bus

Publications (2)

Publication Number Publication Date
DE69410617D1 true DE69410617D1 (de) 1998-07-02
DE69410617T2 DE69410617T2 (de) 1999-02-04

Family

ID=10740798

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69410617T Expired - Lifetime DE69410617T2 (de) 1993-08-20 1994-08-04 Datenbus

Country Status (13)

Country Link
US (1) US5680643A (de)
EP (1) EP0714536B1 (de)
JP (1) JP3150154B2 (de)
KR (1) KR100317033B1 (de)
CN (1) CN1040703C (de)
DE (1) DE69410617T2 (de)
GB (1) GB2281137B (de)
IL (1) IL110610A (de)
IN (1) IN190336B (de)
MY (1) MY111292A (de)
RU (1) RU2155375C2 (de)
TW (1) TW289099B (de)
WO (1) WO1995006287A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6243768B1 (en) * 1996-02-09 2001-06-05 Intel Corporation Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US5983024A (en) * 1997-11-26 1999-11-09 Honeywell, Inc. Method and apparatus for robust data broadcast on a peripheral component interconnect bus
JP2004310547A (ja) * 2003-04-08 2004-11-04 Matsushita Electric Ind Co Ltd 情報処理装置、メモリ、情報処理方法及びプログラム
US7328288B2 (en) * 2003-12-11 2008-02-05 Canon Kabushiki Kaisha Relay apparatus for relaying communication from CPU to peripheral device
US7269704B2 (en) * 2005-03-30 2007-09-11 Atmel Corporation Method and apparatus for reducing system inactivity during time data float delay and external memory write
US7617354B2 (en) * 2007-03-08 2009-11-10 Qimonda North America Corp. Abbreviated burst data transfers for semiconductor memory
JP5350677B2 (ja) 2008-05-19 2013-11-27 株式会社東芝 バス信号制御回路、及び、バス信号制御回路を備えた信号処理回路
CN101309306B (zh) * 2008-07-16 2010-06-30 哈尔滨工业大学 在Modbus通信网络中为从节点设备分配地址的方法
CN106502806B (zh) * 2016-10-31 2020-02-14 华为技术有限公司 一种总线协议命令处理装置及相关方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1257656A1 (ru) * 1984-12-18 1986-09-15 Предприятие П/Я В-8117 Устройство дл сопр жени цифровой вычислительной машины с внешним устройством
US4851990A (en) * 1987-02-09 1989-07-25 Advanced Micro Devices, Inc. High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure
US4817037A (en) * 1987-02-13 1989-03-28 International Business Machines Corporation Data processing system with overlap bus cycle operations
US5134699A (en) * 1988-06-24 1992-07-28 Advanced Micro Devices, Inc. Programmable burst data transfer apparatus and technique
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities
JP2519860B2 (ja) * 1991-09-16 1996-07-31 インターナショナル・ビジネス・マシーンズ・コーポレイション バ―ストデ―タ転送装置および方法
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems

Also Published As

Publication number Publication date
EP0714536B1 (de) 1998-05-27
KR100317033B1 (ko) 2002-02-28
GB2281137A (en) 1995-02-22
GB2281137B (en) 1997-10-08
IL110610A0 (en) 1994-11-11
KR960704273A (ko) 1996-08-31
EP0714536A1 (de) 1996-06-05
IN190336B (de) 2003-07-19
GB9317361D0 (en) 1993-10-06
RU2155375C2 (ru) 2000-08-27
DE69410617T2 (de) 1999-02-04
WO1995006287A1 (en) 1995-03-02
CN1040703C (zh) 1998-11-11
IL110610A (en) 1997-04-15
US5680643A (en) 1997-10-21
MY111292A (en) 1999-10-30
JPH09504391A (ja) 1997-04-28
JP3150154B2 (ja) 2001-03-26
CN1129481A (zh) 1996-08-21
TW289099B (de) 1996-10-21

Similar Documents

Publication Publication Date Title
DE69327576D1 (de) Paralleles Rechnersystem
DE69432886D1 (de) Datenverarbeitungssystem
DE69418963D1 (de) Datenverarbeitungssystem
DE69302003D1 (de) Dateneingabeanlage
DE69428830D1 (de) Datendemultiplexer
NO950780L (no) Datamaskin-system
IT1267375B1 (it) Elaboratore elettronico
KR960011629A (ko) 컴퓨터 시스템
DE69422750D1 (de) Serielles Bussystem
NO933205D0 (no) System for representasjon av data
DE69426355D1 (de) Umfangreiche Datenbusarchitektur
DE59409598D1 (de) Datenaustauschanordnung
DE69429908D1 (de) Busverwaltungssystem
DE69430597D1 (de) Datenübertragungssystem
DE59409273D1 (de) Datenbussystem
DE69401719D1 (de) Gelenkbus
DE69433489D1 (de) Keratorefraktives system
DE69410617D1 (de) Datenbus
DE69319879D1 (de) Datenverarbeitungssystem
DE69434755D1 (de) Datenübertragungssystem
DE69325641D1 (de) Datenverrieglung
DE69325153D1 (de) Datenverarbeitungssystem
FI934865A7 (fi) Ajoneuvotietokone
UA564S (uk) Автобус
KR950020611U (ko) 데이타 버스 인터페이스 회로

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: ARM LTD., CHERRY HINTON, CAMBRIDGE, GB

8328 Change in the person/name/address of the agent

Free format text: DR. WEBER, DIPL.-PHYS. SEIFFERT, DR. LIEKE, 65189 WIESBADEN

8364 No opposition during term of opposition