[go: up one dir, main page]

DE3684844D1 - Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur. - Google Patents

Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur.

Info

Publication number
DE3684844D1
DE3684844D1 DE8686107736T DE3684844T DE3684844D1 DE 3684844 D1 DE3684844 D1 DE 3684844D1 DE 8686107736 T DE8686107736 T DE 8686107736T DE 3684844 T DE3684844 T DE 3684844T DE 3684844 D1 DE3684844 D1 DE 3684844D1
Authority
DE
Germany
Prior art keywords
producing
semiconductor device
connecting structure
layered connecting
layered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8686107736T
Other languages
English (en)
Inventor
Yasukazu Patent Division Mase
Masahiro Patent Division K Abe
Masaharu Patent Divisio Aoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3684844D1 publication Critical patent/DE3684844D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/937—Hillock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE8686107736T 1985-06-06 1986-06-06 Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur. Expired - Lifetime DE3684844D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60123002A JPS61280638A (ja) 1985-06-06 1985-06-06 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
DE3684844D1 true DE3684844D1 (de) 1992-05-21

Family

ID=14849830

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686107736T Expired - Lifetime DE3684844D1 (de) 1985-06-06 1986-06-06 Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur.

Country Status (5)

Country Link
US (1) US4728627A (de)
EP (1) EP0216017B1 (de)
JP (1) JPS61280638A (de)
KR (1) KR900001834B1 (de)
DE (1) DE3684844D1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62194644A (ja) * 1986-02-20 1987-08-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
US4970573A (en) * 1986-07-01 1990-11-13 Harris Corporation Self-planarized gold interconnect layer
TW214599B (de) * 1990-10-15 1993-10-11 Seiko Epson Corp
NL9100094A (nl) * 1991-01-21 1992-08-17 Koninkl Philips Electronics Nv Halfgeleiderinrichting en werkwijze ter vervaardiging van een dergelijke halfgeleiderinrichting.
JPH05267471A (ja) * 1991-04-05 1993-10-15 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPH0555223A (ja) * 1991-08-27 1993-03-05 Nippon Precision Circuits Kk 集積回路装置の製造方法
KR950006343B1 (ko) * 1992-05-16 1995-06-14 금성일렉트론주식회사 반도체 장치의 제조방법
US5937327A (en) * 1993-04-23 1999-08-10 Ricoh Company, Ltd. Method for improving wiring contact in semiconductor devices
USRE36475E (en) 1993-09-15 1999-12-28 Hyundai Electronics Industries Co., Ltd. Method of forming a via plug in a semiconductor device
KR0140646B1 (ko) * 1994-01-12 1998-07-15 문정환 반도체장치의 제조방법
JPH08130246A (ja) * 1994-10-28 1996-05-21 Ricoh Co Ltd 半導体装置とその製造方法
US5726498A (en) * 1995-05-26 1998-03-10 International Business Machines Corporation Wire shape conferring reduced crosstalk and formation methods
KR100252309B1 (ko) * 1997-03-03 2000-04-15 구본준, 론 위라하디락사 박막 트랜지스터 어레이의 금속 배선 연결 방법및 그 구조
US6594894B1 (en) * 1997-09-30 2003-07-22 The United States Of America As Represented By The Secretary Of The Air Force Planar-processing compatible metallic micro-extrusion process
NZ528955A (en) * 2001-06-18 2005-02-25 Japan Nat Oil Corp Method for producing hydrocarbons by Fischer-Tropsch process
JP6298312B2 (ja) * 2014-02-13 2018-03-20 エイブリック株式会社 半導体装置の製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3132809A1 (de) * 1981-08-19 1983-03-10 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von integrierten mos-feldeffekttransistoren, insbesondere von komplementaeren mos-feldeffekttransistorenschaltungen mit einer aus metallsiliziden bestehenden zusaetzlichen leiterbahnebene

Also Published As

Publication number Publication date
JPH0418701B2 (de) 1992-03-27
US4728627A (en) 1988-03-01
EP0216017A2 (de) 1987-04-01
JPS61280638A (ja) 1986-12-11
KR900001834B1 (ko) 1990-03-24
KR870000758A (ko) 1987-02-20
EP0216017A3 (en) 1988-09-21
EP0216017B1 (de) 1992-04-15

Similar Documents

Publication Publication Date Title
DE3686315D1 (de) Verfahren zur herstellung einer halbleiterstruktur.
DE3676367D1 (de) Verfahren zur herstellung von halbleiteranordnungen mittels einer mechanischen verbindung von zwei koerpern.
DE3686125D1 (de) Verfahren zur herstellung einer integrierten schaltung.
DE3684759D1 (de) Verfahren zur herstellungeiner halbleitervorrichtung.
DE3485924D1 (de) Verfahren zur herstellung einer halbleiterlaservorrichtung.
DE3777047D1 (de) Verfahren zur herstellung einer anschlusselektrode einer halbleiteranordnung.
DE3381185D1 (de) Verfahren zur herstellung einer vertikalen leistungs-mosfet-struktur.
DE3788486D1 (de) Verfahren zur Herstellung einer monolithischen Hochspannungshalbleiterschaltung.
DE3583934D1 (de) Verfahren zum herstellen einer halbleiterverbundanordnung.
DE3686350D1 (de) Verfahren zur herstellung einer chirurgischen klammer.
DE3686453D1 (de) Verfahren zum herstellen einer duennen halbleiterschicht.
DE3689371D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung einschliesslich der Formierung einer vielschichtigen Interkonnektionsschicht.
DE3677750D1 (de) Verfahren zur herstellung einer nockenwelle.
DE3485622D1 (de) Verfahren zur herstellung einer halbleiteranordnung unter anwendung eines oxidationsschritts.
DE68907507D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3680551D1 (de) Verfahren zur herstellung von halbleiteranordnungen mittels eines bondierungsverfahrens.
DE3684844D1 (de) Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur.
AT399420B (de) Verfahren für die herstellung einer festkörper-bildaufnahmevorrichtung
DE3687502D1 (de) Verfahren zur herstellung eines wasserundurchlaessigen stoffes.
DE3686576D1 (de) Verfahren zur herstellung einer elektronischen vorrichtung mit mehrschichtstruktur.
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3683067D1 (de) Verfahren zur herstellung eines laminats.
DE3381126D1 (de) Verfahren zur herstellung einer monokristallinen halbleiterschicht.
DE3672570D1 (de) Verfahren zur herstellung einer planaren halbleiteranordnung mit graeben.
DE69028397D1 (de) Verfahren zur herstellung einer halbleitervorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)