[go: up one dir, main page]

0% found this document useful (0 votes)
18 views3 pages

Mupi 24 25

The document is a course handout for CS F241: Microprocessors & Interfacing at Birla Institute of Technology & Science, Pilani for the second semester of 2024-2025. It outlines the course objectives, topics covered, evaluation scheme, lab schedule, and instructor contact information. The course focuses on microprocessor architecture, assembly language programming, and interfacing with external devices.

Uploaded by

Jejs
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
18 views3 pages

Mupi 24 25

The document is a course handout for CS F241: Microprocessors & Interfacing at Birla Institute of Technology & Science, Pilani for the second semester of 2024-2025. It outlines the course objectives, topics covered, evaluation scheme, lab schedule, and instructor contact information. The course focuses on microprocessor architecture, assembly language programming, and interfacing with external devices.

Uploaded by

Jejs
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Birla Institute of Technology & Science, Pilani – K K Birla Goa Campus

Second Semester: 2024-2025


Course Handout
February 25, 2025
Course No. : CS F241
Course Title: MICROPROCESSORS & INTERFACING
Instructor-in-Charge: Dr. Gargi Alavani Prabhu
Instructor : Dr. Manideepa Mukherjee

Course Description:

8086 - 80286 Programmers model of processor, processor architecture; Instruction set, modular as-
sembly programming using subroutines, macros etc.; Timing diagrams ; Concept of interrupts: hard-
ware & software interrupts, Interrupt handling techniques, Interrupt controllers; Types of Memory
& memory interfacing; Programmable Peripheral devices and I/O Interfacing ; DMA controller and
its interfacing: Design of processor based system.

1. Scope & Objective:

This course provides a basic, in-depth look at microprocessor architecture, instruction sets, regis-
ters, memory organization, and addressing modes. Students will be introduced to assembly language
programming for the 8086 microprocessor being studied. Students will learn to write programs, un-
derstand control structures, and manipulate data using assembly language. This course will provide
a foundation for students who might want to delve deeper into embedded systems, microcontroller
programming, or related fields. This course serves as a stepping stone for students to comprehend
the essential workings of microprocessors, their programming, and their interaction with external
devices, which are crucial skills in computer science and engineering.

3. TextBook:
T1. Barry B Brey, The Intel Microprocessors .Pearson, Eight Ed. 2009.

3. Reference Books:
R1. Douglas V Hall, Microprocessor and Interfacing, TMH, Second Edition
R2. 80x86 Manuals
R3. Robert L. Britton, MIPS Assembly Language Programming
* Other references will be indicated as and when the context arises
4. Course Plan:
Lect. No. Learning Objectives Topics to be covered Textbook Ref
Introduction to Microprocessor Compute Architecture, Memory &
1. Chapter 1
and Microcomputers I/O organization, CISC/RISC processors
Programming Model, Real & Protected
Microprocessor & its
2-4 Addressing mode, memory paging, Chapter 2
architecture
Flat mode memory
5-6 Assembly Programming Addressing Modes Chapter 3
7-12 Assembly Programming Instruction Set & ALP Chapter 4-6, 8
8086/8088 Hardware
13-15 Pin Out, Modes of operation, Clocking, Buses Chapter 9
Specifications
Memory Devices, Address Decoding- Memory
16-19 Memory Interface Chapter -10
Interface 8086- 80386
Basic I/O interfacing (I/O mapped I/O and
Memory mapped I/O)
20 I/O Interfacing 11.1, 11.2

I/O port address decoding


Types of interrupts, Vector tables,
21 Interrupts 12.1, 12.2,
Priority Schemes
Programmable Peripheral
22-29 8255,8254,ADC,DAC, 8259 11.3-11.6 & 12.3 -12.6
Devices
Basic Operation, 8237, Shared Bus,
30-32 DMA controller Chapter -13
Disk Memory Systems, Video Displays
33-35 Bus Interace ISA, PCI, Com, USB, AGP Chapter 15
36-41 Advanced Processors 80286 Chapter 16
39-41 Advanced Processors MIPS R3 Chapter 1-2

5. Evaluation Scheme:

No. Evaluation Component Wt Date Time Details


1 Quiz 10% Quiz I: 14/02/2025 Quiz Open Book
II: 21/03/2025 Quiz III:
25/04/2025
2 Lab 30% Schedule Provided Open Book
3 Mid Semester 25% 04/03/2025 4:00PM - 5.30PM *Closed Book
4 Comprehensive 35% 06/05/2025 AN *Closed Book

*A one-page cheat sheet will be allowed.


6. Chamber Consultation:
You can visit my office at D-159 on Thursdays (excluding institute holidays) from
4:00pm - 5:00pm. A prior email to gargia@goa.bits-pilani.ac.in will be helpful.

7. Notices: All notices concerning this course will be mainly declared in the class or
updated on LMS as required. To clarify matters, use gargia@goa.bits-pilani.ac.in.

8. Make-up Policy: Prior permission is needed for genuine cases. Otherwise, zero
marks will be awarded for that component without make-up. Granting make-up is the
sole discretion of the IC.
9. Lab Schedule:

Lab Number Date Details


Lab 1 17/01/2025 Non-Evaluative
Lab 2 24/01/2025 Evaluative
Lab 3 31/01/2025 Evaluative
Lab 4 14/02/2025 Non-Evaluative | Quiz-I
Lab 5 21/02/2025 Evaluative
Lab 7 11/03/2025 Evaluative
Lab 8 21/03/2025 Evaluative | Quiz-II
Lab 9 04/04/2025 Evaluative
Lab 10 11/04/2025 Evaluative
Lab 11 25/04/2025 Evaluative | Quiz-III

Instructor-In-Charge, CS F241
Gargi Alavani

You might also like