[go: up one dir, main page]

Vinod et al., 2005 - Google Patents

On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods

Vinod et al., 2005

View PDF
Document ID
9783858667742125794
Author
Vinod A
Lai E
Publication year
Publication venue
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

External Links

Snippet

The most computationally intensive part of a wideband receiver is the channelizer. The computational complexity of linear phase finite impulse response (LPFIR) filters employed in the channelizer is dominated by the number of adders used in the implementation of the …
Continue reading at mro.massey.ac.nz (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0225—Measures concerning the multipliers
    • H03H17/0226—Measures concerning the multipliers comprising look-up tables
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
    • H03H17/0213—Frequency domain filters using Fourier transforms
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission

Similar Documents

Publication Publication Date Title
Vinod et al. On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods
Mahesh et al. A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters
Mahesh et al. Reconfigurable low area complexity filter bank architecture based on frequency response masking for nonuniform channelization in software radio receivers
Mahesh et al. Reconfigurable frequency response masking filters for software radio channelization
Vinod et al. An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth
Rai et al. Design and implementation of 16 tap FIR filter for DSP applications
CN102185587B (en) Low-power-consumption multi-order interpolation half-band filter with two-phase structure
Jia et al. A computationally efficient reconfigurable FIR filter architecture based on coefficient occurrence probability
Srivastava et al. An efficient FIR filter based on hardware sharing architecture using CSD coefficient grouping for wireless application
Mahesh et al. Low area design architecture of xor-mux full adder based discrete wavelet transform
Vinod et al. An efficient coefficient-partitioning algorithm for realizing low-complexity digital filters
Sandhiya et al. A survey of new reconfigurable architectures for implementing FIR filters with low complexity
Rao et al. An efficient reconfigurable FIR filter for dynamic filter order variation
Huang et al. A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain with Carry-Save format numbers
Vinod et al. Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters
Shrivastava et al. An efficient block-based architecture for reconfigurable fir filter using partial-product method
Mariammal et al. Decisive structures for multirate FIR filter incorporating retiming and pipelining schemes
Smitha et al. A reconfigurable channel filter for software defined radio using RNS
Yu et al. A Low-area and Low-power 512-point Pipelined FFT Design Using Radix-2 4-2 3 for OFDM Applications
Smitha et al. A reconfigurable high-speed rns-fir channel filter for multi-standard software radio receivers
Chen et al. Design of high-speed, low-power FIR filters with fine-grained cost metrics
Ali Cascaded ripple carry adder based SRCSA for efficient FIR filter
Kumar et al. Area efficient FIR filter using graph based algorithm
Nidhi et al. A new architecture for the generation of picture based CAPTCHA: A level constrained CSE low power synthesis methodology for fixed point FIR filters
Garg et al. Reducing power dissipation in FIR filter: An analysis