[go: up one dir, main page]

Jia et al., 2015 - Google Patents

A computationally efficient reconfigurable FIR filter architecture based on coefficient occurrence probability

Jia et al., 2015

Document ID
1926886867208671171
Author
Jia R
Yang H
Lin C
Chen R
Wang X
Guo Z
Publication year
Publication venue
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

External Links

Snippet

Reconfigurable digital filter is being widely used in applications such as communication and signal processing. Its performance, power consumption, and logic resource utilization are the major factors to be taken into consideration when designing the filters. This paper …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
    • H03H17/0213—Frequency domain filters using Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme

Similar Documents

Publication Publication Date Title
Jia et al. A computationally efficient reconfigurable FIR filter architecture based on coefficient occurrence probability
Hawley et al. Design techniques for silicon compiler implementations of high-speed FIR digital filters
Hatai et al. An efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination algorithm for reconfigurable FIR filter synthesis
Wang et al. CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters
Vinod et al. On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods
Ding et al. A new paradigm of common subexpression elimination by unification of addition and subtraction
Choo et al. Complexity reduction of digital filters using shift inclusive differential coefficients
CN102185587B (en) Low-power-consumption multi-order interpolation half-band filter with two-phase structure
Hatai et al. A computationally efficient reconfigurable constant multiplication architecture based on CSD decoded vertical–horizontal common sub-expression elimination algorithm
Srivastava et al. An efficient FIR filter based on hardware sharing architecture using CSD coefficient grouping for wireless application
Mahesh et al. Low area design architecture of xor-mux full adder based discrete wavelet transform
Rao et al. An efficient reconfigurable FIR filter for dynamic filter order variation
Seshadri et al. Knowledge-based single-tone digital filter implementation for DSP systems
Kadam et al. Investigation of suitable DSP architecture for efficient FPGA implementation of FIR filter
Mariammal et al. Decisive structures for multirate FIR filter incorporating retiming and pipelining schemes
Erdogan et al. On the low-power implementation of FIR filtering structures on single multiplier DSPs
Subathradevi et al. Delay optimized novel architecture of FIR filter using clustered-retimed MAC unit Cell for DSP applications
Guo et al. Truncated MCM using pattern modification for FIR filter implementation
Saravanan et al. Shared processing element architecture for an area and power efficient FIR filter design using double base number system
Li et al. The implementation methods of high speed FIR filter on FPGA
Roach et al. Design of low power and area efficient ESPFFIR filter using multiple constant multiplier
Takahashi et al. A 70 MHz Multiplierless FIR Hilbert Transformer in 0.35 µm Standard CMOS Library
Rewatkar et al. Optimization of Multirate Polyphase Decimator using MCM and Digit Serial Architecture
Soni et al. Efficient VLSI architecture for FIR filter using multiple vedic multiplier and Kogge Stone adder: A review
Mohanty Novel block-formulation and area-delay-efficient reconfigurable interpolation filter architecture for multi-standard sdr applications