[go: up one dir, main page]

Srivastava et al., 2022 - Google Patents

An efficient FIR filter based on hardware sharing architecture using CSD coefficient grouping for wireless application

Srivastava et al., 2022

Document ID
5615782599875270569
Author
Srivastava A
Raj K
Publication year
Publication venue
Wireless Personal Communications

External Links

Snippet

FIR filter is an essential part of digital signal processing that is extensively used in many areas such as wireless applications and digital processing system. The FIR filter design is inherently stable and has a linear phase characteristic under symmetric conditions, but its …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
    • H03H17/0213—Frequency domain filters using Fourier transforms
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H2218/00—Indexing scheme relating to details of digital filters
    • H03H2218/10—Multiplier and or accumulator units

Similar Documents

Publication Publication Date Title
Mittal et al. Comparative study of 16‐order FIR filter design using different multiplication techniques
Hawley et al. Design techniques for silicon compiler implementations of high-speed FIR digital filters
Srivastava et al. An efficient FIR filter based on hardware sharing architecture using CSD coefficient grouping for wireless application
Datta et al. High performance IIR filter implementation on FPGA
Christilda et al. Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic
Odugu et al. Design and implementation of low complexity circularly symmetric 2D FIR filter architectures
Vinod et al. On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods
Thamizharasan et al. FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier
Paliwal et al. Comparative study of FFA architectures using different multiplier and adder topologies
Chowdari et al. Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic
Khan et al. Least squares linear phase FIR filter design and its VLSI implementation
Duraiswamy et al. Efficient implementation of 90 phase shifter in FPGA
Arumugam et al. A novel microprogrammed reconfigurable parallel VHBCSE based FIR filter for wireless sensor nodes
Huang et al. A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain with Carry-Save format numbers
Rao et al. An efficient reconfigurable FIR filter for dynamic filter order variation
Seshadri et al. Knowledge-based single-tone digital filter implementation for DSP systems
Shrivastava et al. An efficient block-based architecture for reconfigurable fir filter using partial-product method
Raj et al. A paradigm of distributed arithmetic (DA) approaches for digital FIR filter
Ali et al. New energy efficient reconfigurable FIR filter architecture and its VLSI implementation
Bansal et al. A review of FIR filter designs
Gustafsson et al. Low-complexity and high-speed constant multiplications for digital filters using carry-save arithmetic
Shinde et al. High‐throughput and compact reconfigurable architectures for recursive filters
Narasimha et al. Implementation of low area and power efficient architectures for digital FIR filters
Ali Cascaded ripple carry adder based SRCSA for efficient FIR filter
Bose et al. Conditional differential coefficients method for the realization of powers-of-two FIR filter