[go: up one dir, main page]

WO2008111208A1 - 半導体集積回路 - Google Patents

半導体集積回路 Download PDF

Info

Publication number
WO2008111208A1
WO2008111208A1 PCT/JP2007/055205 JP2007055205W WO2008111208A1 WO 2008111208 A1 WO2008111208 A1 WO 2008111208A1 JP 2007055205 W JP2007055205 W JP 2007055205W WO 2008111208 A1 WO2008111208 A1 WO 2008111208A1
Authority
WO
WIPO (PCT)
Prior art keywords
polysilicon
substrate
integrated circuit
semiconductor integrated
wiring
Prior art date
Application number
PCT/JP2007/055205
Other languages
English (en)
French (fr)
Inventor
Hideyuki Komuro
Koji Nozoe
Original Assignee
Fujitsu Microelectronics Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Microelectronics Limited filed Critical Fujitsu Microelectronics Limited
Priority to PCT/JP2007/055205 priority Critical patent/WO2008111208A1/ja
Priority to JP2009503848A priority patent/JP5093224B2/ja
Publication of WO2008111208A1 publication Critical patent/WO2008111208A1/ja
Priority to US12/484,656 priority patent/US8637906B2/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/201Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
    • H10D84/204Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
    • H10D84/206Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of combinations of capacitors and resistors

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Networks Using Active Elements (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

 半導体集積回路は、基板と、基板の上面に形成された酸化膜と、少なくとも1つの第1のポリシリコン部材と複数の第2のポリシリコン部材とを含み、酸化膜の上面に等間隔に配列状に配置される複数のポリシリコン部材と、第1のポリシリコン部材の下部において基板に形成され第1の電源電圧を供給する配線に電気的に結合される拡散層と、を含み、第1のポリシリコン部材は配列の最外周部に位置し第2の電源電圧を供給する配線に電気的に結合され、複数の第2のポリシリコン部材は配列の最外周部ではない内側に位置することを特徴とする。
PCT/JP2007/055205 2007-03-15 2007-03-15 半導体集積回路 WO2008111208A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/JP2007/055205 WO2008111208A1 (ja) 2007-03-15 2007-03-15 半導体集積回路
JP2009503848A JP5093224B2 (ja) 2007-03-15 2007-03-15 半導体集積回路
US12/484,656 US8637906B2 (en) 2007-03-15 2009-06-15 Semiconductor integrated circuit having polysilicon members

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/055205 WO2008111208A1 (ja) 2007-03-15 2007-03-15 半導体集積回路

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/484,656 Continuation US8637906B2 (en) 2007-03-15 2009-06-15 Semiconductor integrated circuit having polysilicon members

Publications (1)

Publication Number Publication Date
WO2008111208A1 true WO2008111208A1 (ja) 2008-09-18

Family

ID=39759159

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/055205 WO2008111208A1 (ja) 2007-03-15 2007-03-15 半導体集積回路

Country Status (3)

Country Link
US (1) US8637906B2 (ja)
JP (1) JP5093224B2 (ja)
WO (1) WO2008111208A1 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6657982B2 (ja) * 2016-01-18 2020-03-04 富士電機株式会社 半導体装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0269972A (ja) * 1988-09-05 1990-03-08 Seiko Epson Corp 半導体集積装置
JP2001118988A (ja) * 1999-10-15 2001-04-27 Mitsubishi Electric Corp 半導体装置
US20030169101A1 (en) * 2002-03-06 2003-09-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit including a filter
US20050116268A1 (en) * 2003-04-12 2005-06-02 Sony Corporation Semiconductor device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6429469B1 (en) * 2000-11-02 2002-08-06 International Business Machines Corporation Optical Proximity Correction Structures Having Decoupling Capacitors
JP2006073696A (ja) * 2004-09-01 2006-03-16 Matsushita Electric Ind Co Ltd スタンダードセルを用いた半導体集積回路とその設計方法
JP4841204B2 (ja) * 2005-08-31 2011-12-21 ルネサスエレクトロニクス株式会社 半導体装置
US20080122032A1 (en) * 2006-08-16 2008-05-29 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor devices with MIM-type decoupling capacitors and fabrication method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0269972A (ja) * 1988-09-05 1990-03-08 Seiko Epson Corp 半導体集積装置
JP2001118988A (ja) * 1999-10-15 2001-04-27 Mitsubishi Electric Corp 半導体装置
US20030169101A1 (en) * 2002-03-06 2003-09-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit including a filter
US20050116268A1 (en) * 2003-04-12 2005-06-02 Sony Corporation Semiconductor device

Also Published As

Publication number Publication date
JPWO2008111208A1 (ja) 2010-06-24
JP5093224B2 (ja) 2012-12-12
US8637906B2 (en) 2014-01-28
US20090273059A1 (en) 2009-11-05

Similar Documents

Publication Publication Date Title
JP2010087494A5 (ja) 半導体装置
WO2008051275A3 (en) Monolithic integration nonplanar solar cells
JP2008217778A5 (ja)
WO2008093789A1 (ja) バイポーラ型半導体装置、その製造方法およびツェナー電圧の制御方法
WO2009025147A1 (ja) 裏面接合型太陽電池、配線基板付き裏面接合型太陽電池、太陽電池ストリングおよび太陽電池モジュール
WO2008150769A3 (en) Photovoltaic device and method of manufacturing photovoltaic devices
GB2487307A (en) Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels
JP2010074125A5 (ja)
WO2009044698A1 (ja) 半導体発光素子および半導体発光素子の製造方法
WO2004017445A3 (en) Fuel cell bipolar plate having a conductive foam as a coolant layer
WO2009105683A3 (en) Multi-layered electro-optic devices
WO2008157807A3 (en) Array of monolithically integrated thin film photovoltaic cells and associated methods
GB2431515A (en) Switchable memory diode-a new memory device
WO2009028578A8 (en) Semiconductor device including semiconductor constituent and manufacturing method thereof
TW200727497A (en) Dielectric isolation type semiconductor device and manufacturing method therefor
WO2009044614A1 (ja) 有機半導体装置
WO2008090733A1 (ja) 半導体受光素子
WO2009125953A3 (ko) 발광 소자
TW200737308A (en) Semiconductor manufacturing equipment and heater
WO2009126943A3 (en) Flexible photovoltaic device
WO2009022853A3 (en) Thin film type solar cell and method for manufacturing the same
TW200620616A (en) Metal I/O ring structure providing on-chip decoupling capacitance
WO2008111208A1 (ja) 半導体集積回路
WO2012046306A9 (ja) 光起電力装置およびその製造方法
TW200623330A (en) Systems and methods for voltage distribution via multiple epitaxial layers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07738655

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2009503848

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07738655

Country of ref document: EP

Kind code of ref document: A1