[go: up one dir, main page]

US6947514B1 - Phase-locked loop circuit, information processing apparatus, and information processing system - Google Patents

Phase-locked loop circuit, information processing apparatus, and information processing system Download PDF

Info

Publication number
US6947514B1
US6947514B1 US09/446,507 US44650799A US6947514B1 US 6947514 B1 US6947514 B1 US 6947514B1 US 44650799 A US44650799 A US 44650799A US 6947514 B1 US6947514 B1 US 6947514B1
Authority
US
United States
Prior art keywords
signal
circuit
control
output
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/446,507
Other languages
English (en)
Inventor
Kazuo Kato
Takashi Sase
Takashi Hotta
Hirokazu Aoki
Kozaburo Kurita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority claimed from PCT/JP1998/002870 external-priority patent/WO1999000903A6/ja
Assigned to HITACHI, LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AOKI, HIROKAZU, HOTTA, TAKASHI, KATO, KAZUO, KURITA, KOZABURO, SASE, TAKASHI
Assigned to RENESAS TECHNOLOGY CORPORATION reassignment RENESAS TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Application granted granted Critical
Publication of US6947514B1 publication Critical patent/US6947514B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator

Definitions

  • the present invention relates generally to phase-locked loop (PLL) circuitry with linearization controllability of controlled oscillator (VCO/CCO) devices and information processing systems employing the same, for providing a technique adaptable for use in built-in clock signal generation circuits integrated in microprocessors.
  • This invention also relates to current switch circuitry; more particularly but not exclusively, the invention relates to current switch circuits suitable for use as certain circuits requiring high-speed analog switches including phase-locked loop (PLL) circuits, analog-to-digital (A/D) converter circuits or digital-to-analog (D/A) converter circuits.
  • phase-locked loop circuits (referred to as “PLL circuits” hereinafter) have been often employed as the built-in clock generator means of microprocessors while the operating frequencies thereof have also increased to offer widened ranges in accordance with the application of such microprocessors.
  • JP-A-4-37219 discloses therein a technique for attaining a stabilized operation by applying a bias control including the steps of detecting a loop filter voltage and then controlling it at Vcc/2 in any events in view of the fact that at a point whereat an operating frequency was moved out of a preset value a loop filter output voltage can also move in PLL circuits.
  • JP-A-2-230821 or by JP-A-8-139597 disclose therein a method of making use of a replica circuit having the same delay characteristics as a current-controlled oscillator (CCO) to set up an operating point of such CCO in PLL circuitry, which method is used to perform setting of the CCO's operating point in a way proportional to an input operating frequency to thereby accomplish the intended operability with increased stability.
  • CCO current-controlled oscillator
  • prior art circuitry that requires high-speed analog switches, including but not limited to PLL circuits and analog-to-digital (A/D) converter circuits as well as digital-to-analog (D/A) converter circuits or else, is designed to employ a cascode switch circuit and/or a current switch circuit having a level-shift driver stage of low impedance.
  • A/D analog-to-digital
  • D/A digital-to-analog
  • the cascode switch circuit above is incapable of sufficiently shortening the turn-on/off time period because of its time constant occurring due to a parasitic capacitance in switch-off events. This makes it impossible to sufficiently speed up the switching operations.
  • a problem associated with the current switch circuit with the level-shift drive stage is that this circuit is complicated in configuration of such level-shift drive stage (an increase in number of series-connected components therein) and thus can easily be influenced by unevenness of components. Due to this, the level-shift drive stage must be constituted from an emitter-follower thereby letting this drive stage perform high-voltage operations. Accordingly the current switch circuit with level-shift drive stage is not suitable for use in achieving voltage reduction of LSIs.
  • the present invention has been made in view of the foregoing problems, and its primary object is to realize a PLL circuit capable of operating in a widened range while retaining optimal control loop parameters by removing any possible deviation in center frequency settings based on CCO's nonlinearity and/or instability factors for loop control gains. This may be attained by letting it have a first feed-back circuit for use in generating and issuing a second clock signal that is synchronized in phase with a first clock signal as input thereto, and a second feedback circuit for generation of the second clock signal that is substantially equal in frequency to said first clock signal being presently input.
  • first control signal generation unit responsive to receipt of an input signal for generating a first control signal used for integral integration of an output signal
  • second control signal generation unit for generating based on the input signal a second control signal for integral integration of the output signal
  • an oscillator responsive to the first and second control signals for outputting a clock signal
  • a second object of the present invention is to provide a converter for use in performing loop control with further increased accuracy.
  • a proportional control unit a specific converter circuit comprised of a charging/discharging circuit, which includes a CMOS inverter for performing charging and discharging operations on the basis of a signal as input thereto and a capacitor operatively associated therewith, and a current mirror filter to thereby offer an ability to significantly enhance the linearity of input/output characteristics, which may result in achievement of the high-accuracy control required.
  • a third object of the instant invention is to provide a microcomputer that employs a wide-range operable PLL circuit and is capable of operating at an optimal clock frequency in a way pursuant to operation environments.
  • This is attainable by providing a specific information processing system configured including an information processing device for performing data processing based on a clock frequency and circuitry connected to the information processing device for outputting an internal state, wherein the information processing device is such that letting the clock frequency be variable on the basis of the internal state as output from the peripheral circuit makes it possible to provide a system that executes the optimal operation in accordance with environments.
  • a fourth object of this invention is to provide a current switch circuit capable of shortening a switching time period in both switch-on and -off directions.
  • Another object of the invention is to provide a current switch circuit capable of offering low-voltage operabilities. This is attainable by letting the current switch comprise a current switch with its control electrode forward-biased and also a voltage switch of a complementary output for driving said current switch with its output connected to the low voltage-side electrode of said current switch.
  • the current switch may be configured from one of several semiconductor switch devices such as for example MOS transistors, bipolar transistors, IGBTs and others. This current switch may alternatively be arranged to constitute a constant current circuit.
  • complementary output voltage switch may be a CMOS inverter, bipolar complementary emitter-follower or else.
  • the voltage switch derives an output which causes it to change in the direction that the current switch's low voltage-side electrode voltage is rendered conductive. Whereby the current switch rapidly turns on.
  • a voltage switch of complementary output characteristics is used as the current switch's drive stage. As this voltage switch of complementary output characteristics becomes low in output impedance with respect to both of the high and low output levels, it is possible to sufficiently shorten the switching time in both the switch-on and -off directions.
  • the current switch drive stage is comprised of the voltage switch having the complementary output characteristics, it is possible to reduce or minimize the requisite number of series-connected circuit components in the drive stage. This in turn makes it possible to achieve enhanced operability with low voltages.
  • FIG. 1 is a diagram showing a basic configuration of a broad band PLL circuit in accordance with the present invention.
  • FIG. 2 is a diagram showing a configuration of the broad band PLL circuit of this invention.
  • FIG. 3 is a diagram showing input/output characteristics of a proportional control unit and oscillator of the broad band PLL circuit of the invention.
  • FIG. 4 is a diagram showing a basic configuration of the proportional controller used in the broad band PLL circuit of the invention.
  • FIG. 5 is a diagram showing a circuit configuration of a current converter circuit and oscillation circuit of the invention.
  • FIG. 6 is a diagram showing a circuit configuration of an F/I converter of the invention.
  • FIGS. 7A and 7B are diagrams each showing input/output characteristics of the F/I converter shown in FIG. 6 .
  • FIG. 8 is a diagram showing a configuration of another F/I converter of the invention.
  • FIG. 9 is a diagram showing in block form a detailed configuration of the broad band PLL circuit of the invention.
  • FIG. 10 is a diagram showing a circuit configuration of the broad band PLL circuit of the invention.
  • FIG. 11 is a diagram showing input/output characteristics of the broad band PLL circuit of the invention.
  • FIG. 12 is a diagram showing another configuration of the broad band PLL circuit of the invention.
  • FIG. 13 is a diagram showing a circuit configuration of a microprocessor employing the broad band PLL circuit of the invention.
  • FIG. 14 is a diagram showing a circuit configuration of a battery state detector circuit of FIG. 13 .
  • FIG. 15 is a diagram showing a first layout power supply area of the PLL circuit in the micro-processor operating with two power supplies.
  • FIG. 16 is a diagram showing a practical circuit arrangement of the microprocessor of FIG. 15 .
  • FIG. 17 is a diagram showing a second layout power supply area of the PLL circuit in the microprocessor operating with two power supplies.
  • FIG. 18 is a diagram showing a practical circuit configuration of the microprocessor of FIG. 17 .
  • FIG. 19 is a diagram showing a configuration of a processor system employing the broad band PLL circuit of the invention.
  • FIG. 20 is a diagram showing one example of another oscillator applicable in the present invention.
  • FIG. 21 is a diagram showing still another example of the oscillator applicable in this invention.
  • FIG. 22 is a diagram showing yet another example of the oscillator applicable in the invention.
  • FIG. 23 is a diagram showing schematically a configuration of a current switch circuit of the invention.
  • FIG. 24 is a diagram showing input/output operation waveforms of the current switch circuit shown in FIG. 23 .
  • FIG. 25 is a diagram schematically showing a configuration of circuitry in case the current switch is applied to the broad band PLL circuit of the invention.
  • FIG. 26 is a diagram schematically showing a configuration of a D/A converter circuit of current addition type with the current switch circuit of the invention applied thereto.
  • FIG. 27 is a diagram schematically showing a configuration of another current switch circuit of the invention.
  • FIG. 28 is a diagram showing a modification of the second embodiment of the invention shown in FIG. 28 .
  • FIG. 29 is a diagram schematically showing a configuration of still another current switch circuit of the invention.
  • FIG. 30 is a diagram schematically showing a configuration of yet another current switch circuit of the invention.
  • FIG. 1 there is depicted a basic configuration for achievement of the broad band PLL circuit of the present invention.
  • This is constituted from a proportional control unit 3000 , an integral control unit 2000 , and an oscillator 100 , wherein two separate loops are formed one of which is a loop for use in feeding an output from the oscillator 100 back to the oscillator 100 through the proportional control unit 3000 , and the other of which is a loop for feedback of an output from oscillator 100 via integral controller 2000 to oscillator 100 .
  • the oscillator 100 is such that its output signal Sv is controlled by the proportional controller 3000 by using both a control signal S 1 that is generated by the proportional control unit 3000 from an input signal Sin and the output signal Sv of the oscillator and a control signal S 2 as generated by the integral control unit 2000 from an input frequency Sin and an output frequency Sv of oscillator 100 .
  • the proportional control unit 3000 is provided for use in controlling an output frequency of the oscillator 100 in such a way that the control signal S 1 is generated based on a difference between the input signal Sin and output signal Sv.
  • the integral control unit 2000 is for control of the phase of an output signal of the oscillator 100 in a way such that the control signal S 2 is generated from a phase difference between the input signal Sin and output signal Sv.
  • the proportional controller 3000 first causes the output signal Sv of oscillator 100 to be synchronized in frequency with the input signal Sin; then, the integral controller 2000 lets the output signal Sv be synchronized in phase with input signal Sin.
  • FIG. 2 which illustrates a configuration of one practical example of the broad-band PLL circuit.
  • This broad band PLL circuit is designed to employ a current-controlled oscillator (referred to as “CCO” hereinafter), wherein the proportional control unit 3000 shown in FIG. 1 is configured from two F/I converters 300 , 400 and a current adder circuit 200 whereas the integral controller 2000 consists essentially of a phase comparator 700 and charge pump circuit 800 .
  • the CCO 100 is also arranged so that its output frequency fv is fed back to the proportional controller 3000 and integral controller 2000 via a flip-flop (F/F) circuit 150 and frequency divider 600 for adjustment of the duty cycle ratio concerned.
  • F/F flip-flop
  • a loop operation of the integral controller 2000 in this broad band PLL circuit is as follows.
  • the phase comparator 700 operates to compare in phase an input frequency fin and feedback frequency fFB to each other for generation of a current in accordance with a phase difference at the charge pump circuit 800 to thereby control the CCO 100 by using a current signal via the current adder 900 .
  • a signal as output from CCO 100 is then frequency-divided by the F/F 150 and frequency divider 600 into 1/N, which is again input to the comparator 700 for causing the phase of an output terminal 25 to be finally synchronized with the phase of the input signal.
  • a loop operation performed by the proportional controller 3000 is as follows.
  • An input signal of input frequency fin as input from an input terminal 10 is converted by an F/I converter 400 excellent in linearity into a setup current Ic, which is amplified by the current adder circuit 200 to become a control current Iv which is then input to CCO 100 .
  • CCO 100 outputs an output signal of output frequency fv in accordance with the control current Iv.
  • This output signal is then frequency-divided by the F/F 150 and frequency divider circuit 600 into 1/N for input to the F/I converter 300 to thereby output an output current Io.
  • this control system is in its equilibrium state at a point of Ic ⁇ Io; at that time, the frequency at the output terminal 25 of frequency divider circuit 600 becomes equal to the input frequency fin.
  • the control system disclosed herein is of proportional frequency control; accordingly, both the response and the frequency accuracy are determined only by the F/I converters 300 , 400 to thereby enable achievement of high-speed control with increased accuracy.
  • the input frequency fin relative to the broad band PLL circuit and the output frequency fv of CCO 100 are kept proportional in relation to each other even where the CCO 100 per se is nonlinear in property and even when the frequency gets higher. Further, even when a frequency difference between the input frequency fin and feedback frequency fFB is significant, use of the loop containing therein the proportional controller 3000 makes it possible to set the feedback frequency fFB at the input frequency fin at high speeds, which in turn enables accomplishment of the intended functionalities of the PLL.
  • FIG. 3 is a graph showing a input current Iv versus output frequency fv characteristic of the CCO 100 used singularly along with the linearization control input current Ic vs. output frequency fv characteristic thereof.
  • Curve “A” in FIG. 3 indicates the input/output characteristic of CCO 100 per se, wherein the CCO 100 's gain fv/Iv behaves to gradually decrease in linearity due to saturation with an increase in current—at a point near or around 1,000 MHz, the linearity decreases down at 1/10 of that of low frequency or below.
  • Curve B of FIG. 3 indicates the input/output characteristic of circuitry shown in FIG. 4 .
  • the circuitry of FIG. 4 shows a configuration of a linearization control unit operatively associated with the CCO 100 as included in the broad band PLL circuit shown in FIG. 2 .
  • This control system is arranged so that the output frequency fv of CCO 100 is fed back via the F/I converter 300 whose input/output characteristics is excellent in linearity.
  • a set current Ic as has been input via an input terminal 15 from an input current source 500 is summed or added by a current adder circuit 200 with an output current Io of the F/I converter as fed back thereto.
  • the resultant added current by the current adder circuit 200 is then input as a control current Iv to the CCO 100 , which outputs an output signal of frequency fv in accordance with this control current Iv.
  • the input/output characteristic of this control system becomes a characteristic represented by B of FIG. 3 , wherein the linear output range of the CCO 100 is virtually expanded.
  • the control gain fv/Ic is kept at a substantially constant value while the linearity becomes extremely excellent to the extent that any possible reduction is within several percent (%).
  • use of the F/I converter 300 high in linearity of input/output characteristics to feedback a signal makes it possible for the relation of the set current Ic that is an input versus the output frequency fv to be well linearized without being influenced by the CCO 100 's characteristics.
  • the F/I converter 300 that has its input/output characteristics of enhanced sustainability over a widened range is used to provide circuitry for feedback of an output signal, the input/output characteristics of the circuit as a whole may exhibit a stabilized linearity over an extended range.
  • FIG. 5 illustrates a detailed configuration of the current adder circuit 200 and CCO 100 shown in FIG. 4 .
  • a circuit shown within a block of dotted lines is the current adder circuit 200 .
  • the current adder circuit 200 is configured including a pair of NMOS transistors Q 8 , Q 9 and PMOS transistor Q 10 plus capacitor C 4 of small capacitance.
  • the current adder circuit 200 has two input terminals 15 , 30 and one output terminal 35 and operates in a way as will be set forth below.
  • the transistor Q 9 When letting a set current IC be input to the input terminal 15 while causing an output current Io of the F/I converter 300 to be input to the input terminal 30 , the transistor Q 9 changes or varies in drain current in accordance with a relation between the values of Ic and Io. Practically, if Ic ⁇ Io then a drain voltage of the transistor Q 9 behaves to increase in potential; otherwise, if Ic>Io then the drain voltage of transistor Q 9 potentially decreases. Accordingly, if Ic>Io then a control current Iv at the output terminal 35 increases; if Ic ⁇ Io then the control current Iv of output terminal 35 decreases.
  • the current gain of this current adder circuit 200 is proportional to a value given as gm 9 ⁇ gm 10 ⁇ 9 , where gm 9 , gm 10 are the conductances of transistors Q 9 , Q 10 , and ⁇ 9 is the impedance of transistor Q 9 .
  • gm 9 , gm 10 are the conductances of transistors Q 9 , Q 10
  • ⁇ 9 is the impedance of transistor Q 9 .
  • the CCO 100 is configured from a ring counter of CMOS inverters of odd-numbered stages of transistor pairs Q 21 , Q 31 , Q 22 –Q 2 n , Q 32 –Q 3 n .
  • a constant current circuit that consists of transistors Q 11 –Q 1 n , Q 41 –Q 4 n is inserted on the Vcc side and GND side of each stage of ring counter, causing these constant current circuits to be connected to an output terminal 35 of the current adder circuit 200 through transistors Q 7 , Q 5 which constitute a current mirror circuit.
  • the CCO 100 is capable of letting the output frequency fv of CCO 100 change with a change in control current Iv at significantly high sensitivity.
  • FIG. 6 shows a detailed circuit configuration of the F/I converter 300 .
  • the F/I converter shown in FIG. 6 is arranged so that a CMOS push-pull inverter Inv 1 and a capacitor Co at the output thereof constitute a charging/discharging circuit, whose charge current is designed to be output from an output terminal 30 via a filter of multiple stages of current mirror circuits leading to transistors Q 27 –Q 34 .
  • a differential amplifier Amp arranged by a transistor differential pair Q 21 , Q 22 and transistors Q 23 , Q 24 , Q 25 , Q 26 is used to negatively feed back the power supply-side voltage of the inverter Inv 1 to ensure that this voltage remains constant at all times.
  • the capacitor C 1 is a smoothing capacitor for use in suppressing any rapid voltage potential change at a point V. In this way, as the inverter Inv 1 's power supply-side voltage is negatively fed back via the gates of transistors Q 27 , Q 28 constituting a current mirror circuit, it is possible to eliminate any deviation of a voltage as potentially divided by resistors R 1 , R 2 from Vcc thereby achieving a constant voltage required.
  • the pulse current thus obtained is extremely high in wave height value and thus is not preferable for use as any feedback signal. Then, in order for this pulse current to be smoothed into a virtually complete DC current, improve the symmetry between the primary side (Q 27 , Q 29 , Q 33 ) and secondary side (Q 28 , Q 30 , Q 34 ) of the multiple stages of current mirror circuits consisting of transistors Q 27 –Q 34 to ensure that the linearity between them is sustained over a wide operating current density while at the same time increasing the impedance as looked at from a folding node with smoothing capacitors such as capacitors C 2 , C 3 being inserted at nodes (point B, point C) of high impedance respectively.
  • a pulse current that has flown in the transistor Q 27 of the current mirror circuitry thus arranged attempts to flow into Q 28 , Q 29 to be smoothed thereby and then flow through Q 30 , Q 33 to be further smoothed thereby and is finally output from an output terminal 30 of Q 34 as an almost perfect DC current.
  • FIGS. 7A and 7B Input/output characteristics of the F/I converter 300 stated above are shown in FIGS. 7A and 7B .
  • the linearity with respect to the input frequency f is also excellent so that the linearity within 0.5% is obtainable in a range of from 10 to 100 MHz.
  • the filter of the F/I converter 300 of FIG. 6 is also excellent in ripple and response to the extent that the ripple is 0.05% and the settling at 95.5% is within 5 ⁇ s even at the inputting of 10 MHz.
  • two F/I converters 300 , 400 be identical in characteristic: As has been shown in the F/I converter of FIG. 6 for example, it possible to reduce the dependency due to the capacitor layout either by common use of reference voltage-divider resistors R 1 , R 2 or by subdivision for layout of a reference capacitor Co into multiple portions thereby allowing the resultant disposed reference capacitors to be alternately assigned to the capacitors of two F/I converters 300 , 400 .
  • the F/I converter of FIG. 8 is an F/I converter that eliminates use of the differential amplifier Amp as used in FIG. 6 .
  • the other end of the load-side capacitor Co of the charging/discharging inverter Inv 1 is connected together with the power supply terminal side of the charging/discharging inverter Inv 1 and is then coupled to an input side of a first current mirror circuit consisting essentially of transistors Q 27 , Q 28 .
  • the capacitor C 1 is connected in parallel to an input-side transistor of the first current mirror circuit.
  • the first current mirror is coupled at its output to a second current mirror circuit with respect to transistors Q 29 , Q 30 ; the second current mirror circuit is connected to third current mirror circuit consisting of a pair of transistors Q 33 , Q 34 for introduction to an output terminal 30 .
  • Each of CR filters—R 8 and C 2 , R 9 and C 3 , R 10 and C 4 —for reduction of current ripple components is used between the primary side and secondary side of each current mirror.
  • connection circuit it is possible to relatively reduce a change in signal current flowing into the input transistor of the first current mirror circuit, which in turn makes it possible to obtain relatively good linearity (2% or less at 10–1000 MHz) even where the power supply voltage-side terminal voltage of the inverter Inv 1 is not subjected to constant voltage production at an amplifier(s).
  • the F/I converter with the above arrangement is such that when an alternating on/off voltage is input to the input terminal 25 , the capacitor Co is charged via the inverter Inv 1 up to Vcc–Vd (Vd: diode forward voltage of Q 27 ) causing a pulsate current to flow in the transistor Q 27 . And, a secondary current with ripple reduced flows in the transistor Q 28 . Further, a DC output is obtained from the output terminal 30 , which is smoothed by the second and third current mirror circuits to be proportional to the input frequency.
  • the circuit shown in FIG. 8 is designed to employ no differential amplifiers so that it is capable of operation with a lower voltage than ever before.
  • the F/I converter discussed above is arranged so that the first current mirror circuit is folded back at the PMOS circuit due to the fact that the charging/discharging inverter Inv 1 of the capacitor Co is on the power supply side, the charging/discharging inverter Inv 1 may alternatively be on the ground side—if this is the case, the same is established even when the first current mirror circuit is replaced with PMOS circuit and sequentially folded.
  • FIG. 9 A circuit which more practically shows the broad band PLL circuit shown in FIG. 2 based on the configuration of each unit stated supra is depicted in FIG. 9 .
  • An input signal of input frequency fin as input to the input terminal 10 is input to a phase comparator 700 for comparison in phase with a signal of frequency fFB as fed back from a VCO block to thereby output an up-pulse (TU) and down-pulse (TD).
  • This up-pulse (TU) and down-pulse (TD) are then input to a charge pump circuit 800 whereby a signal is output in accordance with a phase difference to be converted into a voltage VF by a filter capacitor CF for input to the VCO block.
  • the voltage VF as output from the charge pump circuit 800 is converted by a V/I converter 900 to a corresponding current, which is then input as an input control current ⁇ Il to the current adder circuit 200 .
  • this current adder circuit 200 Further input to this current adder circuit 200 are a set current Ic equivalent to the input frequency fin via an F/I converter 400 and an output current Io corresponding to the output frequency fo of the flip-flop (FF) 150 via F/I converter 300 . At the current adder circuit 200 , this circuit adds these input currents together and outputs a control current Iv′ of the CCO 100 .
  • the up-pulse (TU) and down-pulse (TD) as output from the phase comparator 700 are directly used as an input of the VCO block and are converted by a T/I converter 950 to a lead signal current ⁇ Il for stabilization.
  • the T/I converter 950 is designed so that the control current Iv′ is input via a coefficient circuit b 2 as an adjustment signal for conversion.
  • control current Iv′ added by the current adder circuit 200 and the lead signal current ⁇ I 2 are finally summed together at a current adder circuit 110 to be input as a control current Iv to the CCO 100 .
  • the difference between currents of two F/I converters 300 and 400 is taken prior to a phase pull-in operation of the PLL, which makes it possible to accurately set up the output frequency fv of the CCO 100 at high speeds depending on the operation speed and accuracy of the F/I converters.
  • a frequency difference and/or phase difference that can exist between the input frequency fin of input terminal 10 and the output frequency fo of output terminal 21 will be subject to accurate integral control by a negative feedback sampling control system which is comprised of a circular loop including the frequency divider circuit 600 , phase comparator 700 , charge pump circuit 800 , filter CF, V/I converter 900 , current adder circuit 200 and CCO 100 , whereby any possible frequency difference and phase difference between the input and output thereof may become substantially zero.
  • the CCO control range is automatically determined in a way proportional to a presently available value of the output frequency of CCO 100 ;
  • the linearity of a control current of high-speed signals may also be corrected because of the fact that even where the CCO 100 suffers from nonlinearity such as saturation or else, such is reflected to the control current Iv being input to CCO 100 .
  • FIG. 10 depicts a detailed circuit configuration of respective blocks of FIG. 9 .
  • the phase comparator 700 and charge pump circuit 800 of FIG. 9 are omitted herein.
  • F/I converters 400 , 300 of FIG. 10 are the same in configuration and characteristic as those discussed previously in conjunction with FIGS. 6 and 7 A– 7 B.
  • Ring counters Ampl–Ampn of the CCO 100 are each comprised of a differential amplifier capable of offering operability at higher frequencies. A differential output of such ring counter Amp permits a signal of oscillation frequency fv to be output via an output buffer 120 .
  • the output buffer 120 is arranged including a differential single-ended converter stage consisting of Q 51 –Q 55 along with inverter amplifiers Inv 3 , Inv 4 .
  • a V/I converter 900 is constituted from a differential amplifier stage that includes transistors Q 41 –Q 44 and bias inverter Inv 2 , an output of which stage is added to a set current Ic at a node on the drain side of transistor Q 8 .
  • a T/I converter 950 is formed of circuitry including transistors Q 71 –A 76 , whose reference bias is given from a transistor Q 11 of the current adder circuit 200 . And an input of T/I converter 950 is given from terminals 51 , 52 whereas an output is applied to a transistor Q 13 of current adder circuit 200 . While a detailed configuration and operation of the current adder circuit 200 is the same as those in FIG. 5 , a current adder 110 is represented by letting an output of T/I converter circuit 950 be connected to a connection node of transistors Q 12 and Q 13 .
  • the function of a V/I converter 900 is to generate a control current in accordance with an integration amount of a phase error of the broad band PLL circuit for application to the oscillator CCO.
  • a terminal voltage (integration voltage of phase difference) VF of the filter capacitor CF on the output side of the charge pump 800 is converted at the differential amplifier of Q 41 –Q 45 into a corresponding current, which is then added to the control current Iv of CCO 100 via the current mirror of transistors 71 , 72 .
  • Lead signal generation as required for stabilization of the system during phase control of the broad band PLL circuit is such that it is produced by the T/I converter 950 . More practically, it includes a constant current circuit formed of transistors Q 72 , Q 75 and also includes switching transistors Q 73 , Q 76 .
  • a pulse current during such time period to be added to an output current of the differential V/I converter 900 noted above to thereby become a control current of CCO 100 .
  • FIG. 11 there is shown an exemplary control range setup characteristic of linearization feedback control of the broad band PLL circuit.
  • use of the feedback control based on difference in current between F/I converters 300 , 400 on input and feedback sides makes it possible to linearly set up the center of an oscillation frequency fv with respect to the high (fin(H)) and low (fin(L)) sides of input frequency fin.
  • the oscillation frequency's control ranges ⁇ f(L), ⁇ f(H) are normalized in specified ranges proportional to respective frequencies fv(L), fv(H).
  • Enabling setup of the variable frequency range ⁇ f of CCO 100 in a way proportional to the set value of the center frequency as discussed above may permit minimal design of a variable signal range as assigned to dynamic circuitry such as loop filters with increased affectabilities of leak noises or else in the broad band PLL circuit, which is desirable in terms of signal-to-noise (S/N) ratio enhancement during control by the PLL circuit.
  • S/N signal-to-noise
  • FIG. 12 illustrates a broad band PLL circuit constituted from such voltage-controlled oscillator VCO and F/V converters.
  • the F/V converters 310 , 410 used in a proportional control unit 3000 are each arranged so that a resistor is connected to the output of an F/I converter 300 , 400 . This is to compensate for the linearity of input/output characteristics of F/V converters 310 , 410 .
  • the technique of the present invention for accomplishment of the broad band PLL circuit by use of a specific oscillator with nonlinear characteristics may increase or maximize the operation range of PLL circuit up to its upper limit, which results in extension of application range.
  • requirements for miniaturization of components used therein and reduction of operating voltages as well as frequency increase are all getting more strict every year, which in turn makes it more important to achieve the nonlinearity of oscillators.
  • FIG. 13 there is shown a configuration of a microprocessor employing a built-in broad band PLL circuit for use as a clock generator circuit.
  • This microprocessor is arranged to include an oscillator 1010 for clock generation, oscillator control unit (CPG) 1030 for controlling the oscillation frequency of the oscillator 1010 , a logic unit 1220 for performing data processing on the basis of a block signal as oscillated by oscillator 1010 , and internal bus 1230 as connected between the logic unit 1220 and oscillator control unit 1030 .
  • CPG oscillator control unit
  • the oscillator 1010 is designed including broad band PLL circuits 1011 , 1021 , selectors 1013 , 1014 , 1017 , 1023 , 1024 , frequency dividers 1012 , 1022 , 1027 , buffer 1026 , and quartz crystal oscillator 1025 .
  • the selector 1017 is operable to select either one of reference clocks of the quartz oscillator 1025 coupled between terminals XTAL, EXTAL and a pulse generator externally attached to the terminal EXTAL, wherein the reference clock signal selected is frequency-divided by the frequency divider 1027 and is then input to the broad band PLL circuit 1021 .
  • An output from the broad band PLL circuit 1021 is input to the selectors 1023 , 1013 and is simultaneously input to an output terminal CKIO and PLL circuit 1011 via the buffer 1026 .
  • An output of the broad band PLL circuit 1011 is input to the selectors 1013 , 1023 .
  • the selectors 1013 , 1023 receive the outputs of two broad band PLL circuits 1011 , 1021 for selection of either one of them.
  • Those signals selected by selectors 1013 , 1023 are input to the frequency dividers 1012 , 1022 , respectively.
  • the frequency dividers 1012 , 1022 are for frequency division of an input signal into signals of three different frequencies.
  • the signals as frequency-divided by the frequency divider 1012 are sent to the selector 1014 so that any one of them is selected to become an internal clock I ⁇ .
  • Those signals as frequency-divided by frequency divider 1022 are such that any one of them is selected by selector 1024 to become a peripheral clock P ⁇ .
  • Outputs from respective frequency dividers 1012 , 1022 are fed back to the PLL circuits 1011 , 1021 , respectively.
  • the CPG control unit 1030 controls at a clock frequency control circuit 1031 the selectors 1013 , 1014 , 1017 , 1023 , 1024 based on both mode control information externally supplied due to combination of terminals MD 0 – 2 and information of a frequency control register (FRQCR) 1032 that has been set from the microprocessor by means of a software while at the same time controlling the frequency sequential magnification ratio of PLL circuits 1011 , 1021 and the frequency division ratio of internal clock plus the frequency division ratio of peripheral clock. It also performs controlling of PLL stand-by, PLL enable, output enable of an output clock(s).
  • FRQCR frequency control register
  • the CPG control unit further includes a battery state detection circuit 1050 .
  • This battery state detector circuit 1050 is operable to detect the state of a battery for setting in the FRQCR 1032 a specific value that is used to control the clock frequency in accordance with the battery stated detected. Based on this setting, it controls the frequency divider 1027 of the oscillator 1010 to thereby control the frequency of a clock(s).
  • FIG. 14 shows a configuration of the battery state detector circuit 1050 .
  • the battery state detector circuit 1050 includes a constant current source 1051 , diode 1052 , inverter 1053 having a high threshold value VTH, inverter 1054 with low threshold value VTL, and decoder 1055 .
  • a forward-directional drop-down voltage of the diode 1052 that is biased by the constant current source 1051 is input as a reference voltage VREF to the inputs of two inverters 1053 , 1054 , which may exhibit three different states through comparison of the reference voltage VREF and the voltage state of a battery BAT—namely, VTH ⁇ VREF, VTH ⁇ VREF ⁇ VTL, and VTL ⁇ VREF.
  • This state will be taken out as a binary signal, which is set at the FRQCR register 1032 for enabling selection of a clock frequency. In this way, applying the PLL with broad band operability makes it possible to select by online the operating clock frequency at a minimal value.
  • this battery state detector circuit 1050 may alternatively be arranged so that it is outside of the microprocessor; if this is the case, the output of the battery state detector circuit 1050 is input via the terminals MD 0 – 2 .
  • the configuration for detection of the battery's state has been explained as the peripheral circuit of the microprocessor herein, letting the CPG control unit comprise detector circuitry for detecting either operating state or internal state of a peripheral circuit as connected to the microprocessor makes it possible for the clock frequency to vary in accordance with the operation state or internals state of the peripheral circuit to thereby enable enhancement of applicability of such microprocessor on a case-by-case basis.
  • FIG. 15 shows a case where a PLL circuit for clock generation is disposed in a 3.3V-power supply region that is the same as the power supply used for an interface circuit with external circuitry. More practically, as shown in FIG. 16 , an interface for level conversion of operation signals of 3.3V and 1.8V including level conversion inverters 1061 – 1068 is laid out at a portion designated by dotted lines. These level conversion inverters 1061 – 1068 are achievable by changing the size of more than one transistor using a logic threshold value. Letting the PLL circuit operate in a 3.3-V region in this way makes it possible to use an existing, proven 3.3-V operable PLL circuit.
  • FIG. 18 shows a configuration in this case, wherein level conversion interfaces 1066 – 1068 , 1071 – 1074 are disposed at a portion designated by broken lines.
  • the PLL operates with a low voltage of 1.8V so that IP design (ASIC design) may easily be done because of low power dissipation due to the PLL's operability at 1.8V and easy establishability of required operation margins due to the same voltage/process as the logic unit core and also the ability to make it integral with the core unit.
  • the broad band PLL circuit of the present invention is capable of operating in a broad band as stated supra and, for this reason, may be applied even to the processor having different power supply regions without modifying the principal configuration of such broad band PLL circuit.
  • FIG. 19 a microcomputer system is shown in FIG. 19 , which is arranged to employ the microprocessor shown in FIG. 13 .
  • This microcomputer system includes an oscillator 1000 for oscillation of a reference clock toward the outside of a microprocessor 1200 , a clock distribution system 1100 for supplying (distributing or delivering) this reference clock to respective portions, the microprocessor 1200 performing processing upon receipt of a clock as distributed by this distributor system 1100 from the CKIO terminal shown in FIG.
  • an interface circuit 1400 for receiving at its input the clock(s) as distributed by the clock distributor system and for outputting a result from the microprocessor to a bus 1500 while inputting data from the bus 1500 to output it to the microprocessor 1200 , and input/output devices 1601 – 160 n for receiving a clock or clocks from the clock distributor system to perform data send/receive operations relative to external equipment.
  • These components such as the microprocessor 1200 and interface circuit 1400 plus input/output devices 1601 – 160 n are designed to include broad band PLL circuits 1210 , 1410 , 1611 – 161 n respectively and receive at their inputs those clocks as distributed from the clock distributor system.
  • the broad band PLL circuit 1210 operate to synchronize a clock of internal operation of the microprocessor with the clock as received from the clock distributor system and also provide access to a memory 1300 on the basis of a signal synchronized therewith while performing logical processing at the logic unit 1220 .
  • the interface circuit 1400 and input/output devices 1601 – 160 n perform data input/output operations in a way synchronous with the clock as received from the clock distributor system. Note here that although only one microprocessor is shown in the illustrative microcomputer system, this may be replaced with a plurality of ones as the need arises. In such case, inputting of clock(s) to the broad band PLL circuit 1210 of the microprocessor is attainable by selection of the external clock input/output terminal CKIO in an input mode.
  • the microprocessor 1200 and interface circuit 1400 plus input/output devices 1601 – 160 n are each arranged on a single semiconductor substrate.
  • such chip may be designed so that a single broad band PLL circuit is used to distribute a clock or clocks among the microprocessor 1200 , interface circuit 1400 and input/output devices 1601 – 160 n.
  • an oscillator as used therein may be such that its characteristic monotonically increases or decreases regardless of the significance of the nonlinearity thereof.
  • it is possible to realize the intended broad band PLL circuit by use of one of various types of oscillators that have traditionally been difficult to be utilized as any variable oscillator due to the fact that the nonlinearity of an output versus a control input is too significant or alternatively the sensitivity is too high although they have broad band oscillation characteristics.
  • the illustrative oscillator is designed including a current adder circuit 200 , ring counter 240 , and control interface circuit 230 for connection between the current adder circuit 200 and ring counter 240 .
  • the interface circuit 230 consists essentially of a transistor Q 71 for constitution of a voltage amplifier stage and PMOS transistors Q 71 –Q 74 and NMOS transistors Q 75 , Q 76 plus resistors R 6 , R 7 of current mirror pair.
  • Substrate electrodes of PMOS transistors Q 21 –Q 2 n of an inverter stage constituting the ring counter 240 are connected to the resistor R 7 of interface circuit 230 ; similarly, each of the substrate electrodes of NMOS transistors Q 31 –Q 3 n is coupled to the resistor R 6 of interface circuit 230 .
  • a set current Ic and an output current Io from the F/I converter 300 are processed to define a difference therebetween in a way such that if Ic>Io then the terminal 30 is low in potential causing the transistor Q 71 to cut off or alternatively become extremely less in current flowing therein, resulting in any current hardly flowing in a current mirror circuit of the interface circuit 230 .
  • a potential drop of the resistors R 6 , R 7 of interface circuit 230 becomes virtually zero causing the ring counter 240 's respective transistors to exhibit no substrate biasing to thereby permit oscillation at relatively high frequencies.
  • the terminal 30 of current adder circuit 200 potentially increases allowing a current to flow in the transistor Q 71 of interface circuit 230 , which in turn causes respective transistors Q 72 –Q 74 , Q 75 , Q 76 of the current mirror circuit to be forward-biased permitting flow of a current therein, which results in occurrence of a potential drop at the resistors R 6 , R 7 —i.e. creation of a substrate voltage—whereby a circuit current of the ring counter 240 decreases so that the resultant oscillation frequency is lowered.
  • FIG. 22 shows another oscillator which includes as the frequency change means of the ring counter 240 a circuit for changing or varying the power supply voltage.
  • This circuit is operatively responsive to the relation in magnitude between currents Ic, Io of the current adder circuit 200 for letting a terminal voltage of a resistor R 5 of transistor Q 71 vary in potential to thereby change an output voltage of a source follower consisting of a plurality of transistors Q 771 –Q 77 n , which in turn causes the ring counter 240 to likewise change in oscillation frequency.
  • An output of the ring counter 240 with the power supply voltage changed causes each inverter stage to change in threshold value in a current/voltage proportion manner; thus, in order to externally take out a stable output amplitude, certain level shift will be required.
  • an output stage inverter Inv 5 is achieved by an AC amplifier circuit that consists of a coupling capacitance Cc and diodes D 11 , D 12 and employs a bias of nonlinear resistance.
  • FIG. 20 shows a circuit of still another oscillator.
  • the inverter stage constituting the ring counter is designed so that the transistor Q 31 acting as an amplifier is formed of a parallel circuit of diode Q 31 ′ while letting a constant current Iv be supplied to the inverter stage via a constant current transistor Q 11 .
  • the same configuration will be used to the next stage et seq., the odd-numbered stages constituting the ring counter.
  • An operation of this inverter stage is such that when the transistor Q 31 is in the turn-off state the constant current of Q 11 attempts to flow into the diode Q 31 ′ while an output voltage is being clamped by the diode.
  • the resulting amplitude of this circuit will not be proportional to the control current Iv but be proportional to a square root of Iv ( ⁇ square root over (Iv) ⁇ ).
  • Iv control current
  • Iv square root over (Iv) ⁇
  • Some advantages of the CCO of FIG. 15 include: (1) an ability to easily achieve low-voltage operability due to a decrease in number of series-connected transistors, (2) capability of reduction of power supply voltage noises and influences due to diode-clamping of the output voltage on the ground potential side, and others.
  • the usable frequency range may be expanded to be two or three times greater than ever before.
  • Another advantage lies in that the use of this PLL circuit enables arrangement of a system capable of greatly reducing power consumption.
  • FIG. 23 is a diagram schematically showing a configuration of a current switch circuit in accordance with a first embodiment of the present invention.
  • Q 110 designates a MOS transistor that functions as a current switch
  • Q 120 denotes a MOS diode for permitting flow of a bias current Is
  • Inv 13 is a CMOS inverter functioning as a voltage switch for driving the MOS transistor Q 110 ; 14 , load.
  • the transistor Q 110 has its gate which is connected to the MOS diode Q 120 that permits flow of a bias current Is. This in turn allows a forward bias voltage to be applied to the gate of MOS transistor Q 110 .
  • the drain of the MOS transistor Q 110 is coupled to the load 14 . Additionally the MOS transistor Q 110 and MOS diode Q 120 make up a current mirror circuit for permitting flow of a current equal to the bias current Is when the MOS transistor Q 111 is rendered conductive.
  • the CMOS inverter Inv 13 is a complementary output circuit which exhibits a low output impedance at both of the high and low output levels. An output of this CMOS inverter Inv 13 is connected to the source (low voltage-side electrode) of the MOS transistor Q 110 .
  • the CMOS inverter Inv 13 has its power supply-side electrodes connected to the ground GND and power supply voltage Vcc respectively.
  • the load 14 is formed of a current mirror circuit for the purposes of indicating it in the form of circuitry with generality capable of accommodating both a sink current Ios and source current Io's. Note however that the load 14 should not be limited to the current mirror circuit alone.
  • the MOS transistor Q 111 operates to turn on and off in accordance with an output level of the CMOS inverter Inv 13 which changes or varies depending on a voltage value Vi of a control signal as presently input to an input 16 .
  • the output of the CMOS inverter Inv 13 becomes at the Vcc level.
  • the MOS transistor Q 110 is in the reverse bias state between the source and gate thereof so that the MOS transistor Q 110 becomes in the cutoff state.
  • the output impedance of the CMOS inverter Inv 13 becomes a low impedance at both the high and low levels.
  • the driver state is designed to employ the complementary output CMOS inverter Invl 3 with its output level exhibiting a low output impedance at the high, intermediate, and low levels.
  • a further feature is that letting an output of the CMOS inverter Invl 3 be connected to the source (low voltage-side electrode) of the MOS transistor Q 110 serving as a current switch to thereby drive the MOS transistor Q 110 allows any parasitic capacitance occurring at a to-be-controlled terminal of the MOS transistor Q 110 to decrease when compared to the case of coupling the output of CMOS inverter Invl 3 to the gate (high voltage-side electrode) of MOS transistor Q 110 for driving the MOS transistor Q 110 .
  • CMOS-LSI becomes capable of operating at high frequencies of the order of GHz whereas power circuitry is capable of operating at frequencies of the order of MHz.
  • Another advantage of the illustrative embodiment is that as the current switch is source-driven, it is possible to reduce mirror effects to the output side and/or transient noises during driving as compared to the case where the current switch is gate-driven. This in turn makes it possible to increase the switching accuracy.
  • a further advantage of this embodiment is that use of the complementary output circuit at the driver stage may reduce the requisite number of series-connected elements relative to the power supply of such driver stage. Thus, it becomes possible to attain low voltage operations thereby enabling a drive power consumption to decrease.
  • a MOS-LSI is capable of operating with a power supply voltage at 1V or more or less.
  • FIG. 25 a configuration resulted from applying the current switch to the broad band PLL circuit's charge pump circuit 800 and T/I converter 950 . It is noted that the configuration shown in FIG. 25 is so designed that an output of the V/I converter 900 shown in FIG. 9 is input to the current adder 100 . Also note that any adjustment signal being input to the T/I converter circuit via the coefficient circuit b 2 960 shown in FIG. 9 is eliminated herein.
  • CMOS inverter Inv 222 of the charge pump circuit 800 is applied to the source of a MOS transistor Q 221 in response to the above pulse signal.
  • the MOS transistor Q 221 is rendered conductive within a limited time period corresponding to the pulse width (phase difference pulse width) of this pulse signal, thereby charging up a capacitor CF 220 .
  • An incremental voltage component of the capacitor CF 220 is input to the CCO 100 via V/I converter circuit 23 and current adder circuit 25 . In responding to receipt of this, CCO 100 increases in oscillation frequency fv.
  • an output of a CMOS inverter Inv 242 of T/I converter circuit 950 is applied to the source of a MOS transistor Q 241 .
  • an output of a CMOS inverter Inv 244 of the T/I converter circuit 950 is applied to the source of a MOS transistor Q 243 .
  • the current switch offers high-speed operability while its current pulse output is excellent in charge/discharge symmetry, which leads to the achievability of narrow-pulse operations (e.g. 100 ps or less) without requiring any extra correction or compensation procedures.
  • narrow-pulse operations e.g. 100 ps or less
  • each current switch is simple in configuration while enabling achievement of operability with low voltages (e.g. 2V or below), it is possible to accomplish the intended broad band PLL circuit as required for clock generators of presently available advanced high-speed microprocessors even where the circuit is applied to standard PLL circuitry.
  • MOS transistors and MOS diodes plus CMOS inverters making up the broad band PLL circuit shown in FIG. 25 are manufacturable so that these are integrated together on a single LSI chip.
  • FIG. 26 is a diagram schematically showing a configuration of a D/A converter circuit of the current addition type which employs the current switch circuit in accordance with the first embodiment of this invention.
  • the D/A converter circuit shown in FIG. 26 is arranged including a plurality of current switch circuits (MOS transistors Qx, CMOS inverters Invx, where 1 ⁇ x ⁇ n, and n is the bit number of an input digital signal) that are applied binary weighting in a way corresponding respectively to the bits MSB-LSB of a digital signal being input thereto.
  • MOS transistors Qx, CMOS inverters Invx, where 1 ⁇ x ⁇ n, and n is the bit number of an input digital signal MOS transistors Qx, CMOS inverters Invx, where 1 ⁇ x ⁇ n, and n is the bit number of an input digital signal
  • the MOS transistor Qx of each current switch circuit has its drain connected to an inverting ( ⁇ ) input terminal of an operational amplifier Amp 310 having a feedback resistor Rf and a gate common-coupled and further a source connected to an output of its corresponding CMOS inverter Invx operatively associated therewith.
  • the gate of each MOS transistor Qx constitutes a current mirror circuit that is biased by a MOS diode Q 320 for permitting flow of a reference current Is.
  • a corresponding bit of an input digital signal is input to the CMOS inverter Invx of each current switch circuit.
  • the power supply voltages of each CMOS inverter Invx are GND and ⁇ VD. It is required that the value of VD be far greater than an operating voltage of the MOS diode Q 320 for reference biasing. However, ⁇ VD may be bad in stability because a current bias circuit is used.
  • the MSB of an input digital signal is at “H” level by way of example. If this is the case, an output of a CMOS inverter Inv 1 of one current switch circuit corresponding to the MSB becomes ⁇ VD. Whereby, a current switch Q 100 turns on causing a current IMSB pursuant to the MSB to flow out of the ( ⁇ ) input common line of the operational amplifier Amp 310 . Thus, an output voltage given by Rf ⁇ IMSB generates at the output terminal of the operational amplifier Amp 310 . Note here that although the bit input operation of the MSB of an input digital signal has been explained as one example, the same goes with an input operation of the other bits.
  • MOS transistors and MOS diodes plus CMOS inverters constituting the D/A converter circuit shown in FIG. 26 may be integrated together on a single LSI chip.
  • FIG. 27 is a diagram depicting a schematical configuration of a current switch circuit in accordance with the second embodiment of the invention.
  • the current switch circuit shown in FIG. 27 is a high-voltage power switching circuit that serves as basic circuitry such as switching power supply unit.
  • Q 410 designates a power MOS transistor (FET) that functions as a current switch
  • Inv 42 denotes a complementary inverter serving as a voltage switch for driving the power MOS transistor Q 410
  • Inv 43 is a CMOS inverter for use in driving the inverter Inv 42 .
  • the power MOS transistor Q 410 has a gate connected to a forward bias power supply Vb and a drain connected via a converter transformer 45 to a high-voltage power supply Vs (+120V, for example) while letting its source be coupled to an output of the complementary inverter Inv 42 .
  • the complementary inverter Inv 42 is a complementary output circuit as configured from low-voltage power MOS transistors Q 470 and Q 480 .
  • the drains of such power MOS transistors Q 470 and Q 480 are coupled together at a common node, which serves as an output of the complementary inverter Inv 42 .
  • the gates of power MOS transistors Q 470 and Q 480 are coupled together at a common node which is used as an input of the complementary inverter Inv 42 .
  • the source of power MOS transistor Q 470 is connected to the power supply voltage Vcc whereas the source of power MOS transistor Q 480 is coupled to the ground GND.
  • the COMS inverter Inv 43 is designed to receive the power supply voltage Vcc and ground GND as supplied thereto.
  • Examples of the capacities of respective power MOS transistors are as follows: Q 410 is 200V/10A; Q 470 and Q 480 are 15V/10A for use in power supply synchronous rectification. Additionally the power supply voltage Vcc and bias voltage Vb being supplied to each inverter are carefully selected so that they satisfy the relation of VGon ⁇ Vb ⁇ Vcc, where VGon is the non-saturation operation gate voltage of the power MOS transistor Q 410 acting acts as the current switch.
  • the power MOS transistor Q 410 behaves to turn on when the output of the complementary inverter Inv 42 is at a GND-side potential, and turn off when at a Vcc-side potential.
  • the power MOS transistor Q 410 is not less in parasitic capacitance on the source side thereof.
  • the output impedance of the complementary inverter Inv 42 becomes equal to the turn-on resistance of the power MOS transistor Q 480 during outputting of “L” and alternatively becomes the on-resistance of power MOS transistor Q 470 when outputting of “H”.
  • it in an event of an intermediate output, it becomes a parallel combination of the diode resistances of such power MOS transistor Q 470 and Q 480 ; hence, it is a low output impedance at any level.
  • the complementary paired output voltage switch for driving this current switch circuit is capable of further modification or alteration in a wide variety of forms.
  • FIG. 28 is a diagram showing one possible modification of the second embodiment of the present invention shown in FIG. 27 .
  • the modified example shown in FIG. 28 is similar to the second embodiment of FIG. 27 with the complementary inverter Inv 42 comprised of the low-voltage power MOS transistors Q 470 and Q 480 being replaced with a complementary emitter follower Drv 50 that consists essentially of bipolar transistors Q 510 , Q 520 .
  • Use of such complementary emitter follower Drv 50 makes it possible to further reduce the output impedance as compared to the case of using the MOS inverter, thereby enabling improvement of the switching rate of the current switch.
  • FIG. 29 is a diagram schematically showing a configuration of a current switch circuit in accordance with the third embodiment of the invention. Note that in FIG. 29 , those parts or components having the same functions to those of the first embodiment shown in FIG. 23 are denoted by the same reference characters.
  • a difference of the current switch circuit of the third embodiment shown in FIG. 29 from the current switch circuit of the first embodiment shown in FIG. 23 is that a MOS diode Q 60 for power supply voltage drop is inserted between the Vcc-side power supply electrode of the CMOS inverter Invl 3 and the power supply Vcc.
  • the remaining configuration is the same as that of the first embodiment shown in FIG. 23 .
  • MOS diode Q 60 for power supply voltage reduction can be replaced with other similar suitable voltage dropping means.
  • FIG. 30 is a diagram schematically showing a configuration of a current switch circuit in accordance with the fourth embodiment of this invention. Note that in FIG. 30 , those parts or components having the same functions to those of the first embodiment shown in FIG. 23 are denoted by the same reference characters.
  • a difference of the current switch circuit of the fourth embodiment shown in FIG. 30 from the current switch circuit of the first embodiment shown in FIG. 23 is that a MOS diode Q 62 for limiting the maximum value of an output level is inserted between the output of the CMOS inverter Invl 3 and the ground GND.
  • the other configuration is the same as that of the first embodiment shown in FIG. 1 .
  • this embodiment is capable of setting up the cutoff level at any desired level through appropriate adjustment of the size of a PMOS transistor constituting the CMOS inverter Invl 3 and the size of the MOS diode Q 62 , this advantage does not come without accompanying a penalty as to an increase in power consumption at MOS diode Q 62 .
  • this embodiment is modifiable so that the MOS diode Q 62 is replaced with any other similar suitable amplitude adjuster means for adjustment of the cutoff level of the output of CMOS inverter Inv 13 .
  • the current switch used in the present invention should not be limited only to such MOS transistors.
  • bipolar transistors may be used.
  • the power current switch may also comprise more than one IGBT or other semiconductor switches.
  • the voltage switch is designed to make use of either the CMOS inverter or the complementary emitter follower consisting of two bipolar transistors
  • the voltage switch used in this invention may be freely modifiable into various forms as long as it is a complementary output circuit that has a low output impedance at both the high and low levels.
  • the current switch circuit incorporating the principles of the invention is capable of shortening or minimizing the required switching time period with respect to both the turn-on and the turn-off operation. Additionally, low voltage operation is made possible.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Analogue/Digital Conversion (AREA)
  • Electronic Switches (AREA)
US09/446,507 1997-06-27 1998-06-26 Phase-locked loop circuit, information processing apparatus, and information processing system Expired - Fee Related US6947514B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP17147097 1997-06-27
JP24870197 1997-09-12
PCT/JP1998/002870 WO1999000903A6 (en) 1997-06-27 1998-06-26 Phase lock circuit, information processor, and information processing system

Publications (1)

Publication Number Publication Date
US6947514B1 true US6947514B1 (en) 2005-09-20

Family

ID=26494188

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/446,507 Expired - Fee Related US6947514B1 (en) 1997-06-27 1998-06-26 Phase-locked loop circuit, information processing apparatus, and information processing system

Country Status (4)

Country Link
US (1) US6947514B1 (ja)
JP (1) JP3786431B2 (ja)
KR (1) KR100340660B1 (ja)
TW (1) TW419901B (ja)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050117680A1 (en) * 2003-12-02 2005-06-02 Texas Instruments Incorporated Frequency and phase correction in a phase-locked loop (PLL)
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
US20070183553A1 (en) * 2006-02-03 2007-08-09 Sanders Anthony F Clock and data recovery circuit having gain control
US20090237132A1 (en) * 2008-03-20 2009-09-24 Integrated Device Technology, Inc. Phase-locked loop
US20100041997A1 (en) * 2008-08-13 2010-02-18 Shinichi Amemiya Ultrasonic imaging apparatus
US20110156760A1 (en) * 2009-12-30 2011-06-30 Bhuiyan Ekram H Temperature-stable oscillator circuit having frequency-to-current feedback
US20130119934A1 (en) * 2010-08-02 2013-05-16 Nec Energy Devices, Ltd. Secondary battery pack connection control method, power storage system, and secondary battery pack
US8729931B1 (en) 2013-02-01 2014-05-20 Qualcomm Incorporated Divide-by-two divider circuit having branches with static current blocking circuits
US20140320186A1 (en) * 2013-04-29 2014-10-30 Microsemi Semiconductor Ulc Phase locked loop with precise phase and frequency slope limiter
US20150123830A1 (en) * 2013-11-07 2015-05-07 Mediatek Inc. Digital to analog converting system and digital to analog converting method
US20150346703A1 (en) * 2014-05-27 2015-12-03 Infineon Technologies Ag State observers
US20160269029A1 (en) * 2015-03-10 2016-09-15 Realtek Semiconductor Corp. Logical signal driver with dynamic output impedance and method thereof
US20170264310A1 (en) * 2016-03-11 2017-09-14 Socionext Inc. Circuitry for use in comparators
CN109314520A (zh) * 2016-04-08 2019-02-05 模拟比特公司 用于锁相环的方法和电路
US10972108B1 (en) * 2019-12-06 2021-04-06 Qualcomm Incorporated Systems and methods for reduction of in-phase and quadrature-phase (IQ) clock skew
CN116455420A (zh) * 2023-06-20 2023-07-18 中科海高(成都)电子技术有限公司 射频控制电路、射频收发机及多通道射频收发系统
US12088303B1 (en) 2023-02-23 2024-09-10 Qualcomm Incorporated Self-calibrated phase tuning system

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63194419A (ja) 1987-02-09 1988-08-11 Hitachi Ltd 位相同期回路
JPH02154521A (ja) 1988-12-06 1990-06-13 Mitsubishi Electric Corp レベル変換回路
US5036294A (en) * 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation
JPH03212022A (ja) 1990-01-17 1991-09-17 Matsushita Electric Ind Co Ltd 信号振幅制御入力回路
JPH03235425A (ja) 1990-02-09 1991-10-21 Fujitsu Ltd ディジタル―アナログ変換器
US5168245A (en) * 1991-10-30 1992-12-01 International Business Machines Corporation Monolithic digital phaselock loop circuit having an expanded pull-in range
US5180214A (en) * 1991-12-30 1993-01-19 National Science Council Servo-type phase-locked loop anti-skid brake control system
JPH06112820A (ja) 1992-09-30 1994-04-22 Hitachi Ltd Ｐｌｌ回路
JPH06202763A (ja) 1992-12-28 1994-07-22 Matsushita Electric Ind Co Ltd コンピュータシステム
JPH06303133A (ja) 1993-04-19 1994-10-28 Oki Electric Ind Co Ltd 発振回路、周波数電圧変換回路、位相同期ループ回路及びクロック抽出回路
US5362990A (en) * 1993-06-02 1994-11-08 Motorola, Inc. Charge pump with a programmable pump current and system
US5414390A (en) * 1994-09-12 1995-05-09 Analog Devices, Inc. Center frequency controlled phase locked loop system
US5422911A (en) * 1993-09-17 1995-06-06 Motorola, Inc. Frequency walled phase lock loop
US5475718A (en) * 1993-02-05 1995-12-12 U.S. Philips Corporation Digital phase-locked loop
US5512860A (en) * 1994-12-02 1996-04-30 Pmc-Sierra, Inc. Clock recovery phase locked loop control using clock difference detection and forced low frequency startup
JPH08139597A (ja) 1994-11-11 1996-05-31 Hitachi Ltd クロック発生回路
US5552733A (en) * 1993-01-19 1996-09-03 Credence Systems Corporation Precise and agile timing signal generator based on a retriggered oscillator
US5566204A (en) * 1994-05-02 1996-10-15 Raytheon Company Fast acquisition clock recovery system
US5577073A (en) * 1993-09-07 1996-11-19 Rockwell International Corporation Frequency and phase-locked two-phase digital synthesizer
US5710526A (en) * 1994-12-15 1998-01-20 Ericsson Radion Systems B.V. Phase-locked loop for signals having rectangular waveforms
US5783956A (en) * 1995-02-06 1998-07-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor device realizing internal operation factor corresponding to an external operational factor stably regardless of fluctuation of the external operational factor
US5825640A (en) * 1997-06-30 1998-10-20 Motorola, Inc. Charge pump circuit and method
US5909474A (en) * 1995-12-19 1999-06-01 Kabushiki Kaisha Toshiba Phase-locked loop system
US5936445A (en) * 1997-03-21 1999-08-10 Plato Labs, Inc. PLL-based differential tuner circuit
US5999039A (en) * 1996-09-30 1999-12-07 Advanced Micro Devices, Inc. Active power supply filter
US6163186A (en) * 1996-11-11 2000-12-19 Hitachi, Ltd. System including phase lock loop circuit
US6177821B1 (en) * 1999-04-19 2001-01-23 Mitsubishi Denki Kabushiki Kaisha Microcomputer with frequency multiplication circuit
US6229861B1 (en) * 1995-06-07 2001-05-08 Intel Corporation Clock distribution network utilizing local deskewing clock generator circuitry
US6424230B1 (en) * 2000-09-29 2002-07-23 Intel Corporation Loop stabilization technique in a phase locked loop (PLL) with amplitude compensation

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63194419A (ja) 1987-02-09 1988-08-11 Hitachi Ltd 位相同期回路
JPH02154521A (ja) 1988-12-06 1990-06-13 Mitsubishi Electric Corp レベル変換回路
JPH03212022A (ja) 1990-01-17 1991-09-17 Matsushita Electric Ind Co Ltd 信号振幅制御入力回路
JPH03235425A (ja) 1990-02-09 1991-10-21 Fujitsu Ltd ディジタル―アナログ変換器
US5036294A (en) * 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation
US5168245A (en) * 1991-10-30 1992-12-01 International Business Machines Corporation Monolithic digital phaselock loop circuit having an expanded pull-in range
US5180214A (en) * 1991-12-30 1993-01-19 National Science Council Servo-type phase-locked loop anti-skid brake control system
JPH06112820A (ja) 1992-09-30 1994-04-22 Hitachi Ltd Ｐｌｌ回路
JPH06202763A (ja) 1992-12-28 1994-07-22 Matsushita Electric Ind Co Ltd コンピュータシステム
US5552733A (en) * 1993-01-19 1996-09-03 Credence Systems Corporation Precise and agile timing signal generator based on a retriggered oscillator
US5475718A (en) * 1993-02-05 1995-12-12 U.S. Philips Corporation Digital phase-locked loop
JPH06303133A (ja) 1993-04-19 1994-10-28 Oki Electric Ind Co Ltd 発振回路、周波数電圧変換回路、位相同期ループ回路及びクロック抽出回路
US5362990A (en) * 1993-06-02 1994-11-08 Motorola, Inc. Charge pump with a programmable pump current and system
US5577073A (en) * 1993-09-07 1996-11-19 Rockwell International Corporation Frequency and phase-locked two-phase digital synthesizer
US5422911A (en) * 1993-09-17 1995-06-06 Motorola, Inc. Frequency walled phase lock loop
US5566204A (en) * 1994-05-02 1996-10-15 Raytheon Company Fast acquisition clock recovery system
US5414390A (en) * 1994-09-12 1995-05-09 Analog Devices, Inc. Center frequency controlled phase locked loop system
JPH08139597A (ja) 1994-11-11 1996-05-31 Hitachi Ltd クロック発生回路
US5512860A (en) * 1994-12-02 1996-04-30 Pmc-Sierra, Inc. Clock recovery phase locked loop control using clock difference detection and forced low frequency startup
US5710526A (en) * 1994-12-15 1998-01-20 Ericsson Radion Systems B.V. Phase-locked loop for signals having rectangular waveforms
US5783956A (en) * 1995-02-06 1998-07-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor device realizing internal operation factor corresponding to an external operational factor stably regardless of fluctuation of the external operational factor
US6229861B1 (en) * 1995-06-07 2001-05-08 Intel Corporation Clock distribution network utilizing local deskewing clock generator circuitry
US5909474A (en) * 1995-12-19 1999-06-01 Kabushiki Kaisha Toshiba Phase-locked loop system
US5999039A (en) * 1996-09-30 1999-12-07 Advanced Micro Devices, Inc. Active power supply filter
US6163186A (en) * 1996-11-11 2000-12-19 Hitachi, Ltd. System including phase lock loop circuit
US5936445A (en) * 1997-03-21 1999-08-10 Plato Labs, Inc. PLL-based differential tuner circuit
US5825640A (en) * 1997-06-30 1998-10-20 Motorola, Inc. Charge pump circuit and method
US6177821B1 (en) * 1999-04-19 2001-01-23 Mitsubishi Denki Kabushiki Kaisha Microcomputer with frequency multiplication circuit
US6424230B1 (en) * 2000-09-29 2002-07-23 Intel Corporation Loop stabilization technique in a phase locked loop (PLL) with amplitude compensation

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
US7277519B2 (en) * 2003-12-02 2007-10-02 Texas Instruments Incorporated Frequency and phase correction in a phase-locked loop (PLL)
US20050117680A1 (en) * 2003-12-02 2005-06-02 Texas Instruments Incorporated Frequency and phase correction in a phase-locked loop (PLL)
US20070183553A1 (en) * 2006-02-03 2007-08-09 Sanders Anthony F Clock and data recovery circuit having gain control
US7620136B2 (en) * 2006-02-03 2009-11-17 Infineon Technologies Ag Clock and data recovery circuit having gain control
US7750696B2 (en) * 2008-03-20 2010-07-06 Integrated Device Technology, Inc. Phase-locked loop
US20090237132A1 (en) * 2008-03-20 2009-09-24 Integrated Device Technology, Inc. Phase-locked loop
US20100041997A1 (en) * 2008-08-13 2010-02-18 Shinichi Amemiya Ultrasonic imaging apparatus
US20110156760A1 (en) * 2009-12-30 2011-06-30 Bhuiyan Ekram H Temperature-stable oscillator circuit having frequency-to-current feedback
US8212599B2 (en) * 2009-12-30 2012-07-03 Sandisk Technologies Inc. Temperature-stable oscillator circuit having frequency-to-current feedback
US20130119934A1 (en) * 2010-08-02 2013-05-16 Nec Energy Devices, Ltd. Secondary battery pack connection control method, power storage system, and secondary battery pack
US9325190B2 (en) * 2010-08-02 2016-04-26 Nec Energy Devices, Ltd Power storage system having current limiting means to control multiple parallel connected battery packs
US9819201B2 (en) 2010-08-02 2017-11-14 Nec Energy Devices, Ltd. Secondary battery pack connection control method for controlling connection of input and output terminals in power storage system comprising plurality of secondary battery packs
US8729931B1 (en) 2013-02-01 2014-05-20 Qualcomm Incorporated Divide-by-two divider circuit having branches with static current blocking circuits
US20140320186A1 (en) * 2013-04-29 2014-10-30 Microsemi Semiconductor Ulc Phase locked loop with precise phase and frequency slope limiter
US8957711B2 (en) * 2013-04-29 2015-02-17 Microsemi Semiconductor Ulc Phase locked loop with precise phase and frequency slope limiter
US9094034B2 (en) * 2013-11-07 2015-07-28 Mediatek Inc. Digital to analog converting system and digital to analog converting method
US20150123830A1 (en) * 2013-11-07 2015-05-07 Mediatek Inc. Digital to analog converting system and digital to analog converting method
US20150346703A1 (en) * 2014-05-27 2015-12-03 Infineon Technologies Ag State observers
US20160269029A1 (en) * 2015-03-10 2016-09-15 Realtek Semiconductor Corp. Logical signal driver with dynamic output impedance and method thereof
US20170264310A1 (en) * 2016-03-11 2017-09-14 Socionext Inc. Circuitry for use in comparators
US9882577B2 (en) * 2016-03-11 2018-01-30 Socionext Inc. Circuitry for use in comparators
CN109314520A (zh) * 2016-04-08 2019-02-05 模拟比特公司 用于锁相环的方法和电路
US10972108B1 (en) * 2019-12-06 2021-04-06 Qualcomm Incorporated Systems and methods for reduction of in-phase and quadrature-phase (IQ) clock skew
US12088303B1 (en) 2023-02-23 2024-09-10 Qualcomm Incorporated Self-calibrated phase tuning system
CN116455420A (zh) * 2023-06-20 2023-07-18 中科海高(成都)电子技术有限公司 射频控制电路、射频收发机及多通道射频收发系统
CN116455420B (zh) * 2023-06-20 2023-09-19 中科海高(成都)电子技术有限公司 射频控制电路、射频收发机及多通道射频收发系统

Also Published As

Publication number Publication date
KR100340660B1 (ko) 2002-06-20
TW419901B (en) 2001-01-21
JP3786431B2 (ja) 2006-06-14
WO1999000903A1 (fr) 1999-01-07
KR20010014133A (ko) 2001-02-26

Similar Documents

Publication Publication Date Title
US6947514B1 (en) Phase-locked loop circuit, information processing apparatus, and information processing system
US7420431B2 (en) RC oscillator integrated circuit including capacitor
US7138841B1 (en) Programmable phase shift and duty cycle correction circuit and method
US6392494B2 (en) Frequency comparator and clock regenerating device using the same
US8212599B2 (en) Temperature-stable oscillator circuit having frequency-to-current feedback
KR102409326B1 (ko) 샘플링 위상 검출기를 갖는 위상-고정 루프
US5912574A (en) Dual loop PLL with secondary loop to achieve 50% duty cycle
US7432752B1 (en) Duty cycle stabilizer
US20040136440A1 (en) Spread spectrum clock generation circuit, jitter generation circuit and semiconductor device
CN112234957B (zh) 一种具有负反馈调节功能的模拟振荡器电路
US20070076832A1 (en) Semiconductor integrated circuit and correcting method of the same
US6624706B2 (en) Automatic bias adjustment circuit for use in PLL circuit
US5319320A (en) Phase-locked loop having frequency and phase control current pumps
JPWO1999000903A6 (ja) 位相同期回路、情報処理装置及び情報処理システム
JP5515379B2 (ja) 位相同期回路
JPH06152399A (ja) 電圧制御発振回路及び電圧制御発振方法
JP3586172B2 (ja) 半導体集積回路およびフェーズ・ロックド・ループ回路
JP4229749B2 (ja) スペクトラム拡散クロック発生回路
CN110572151B (zh) 一种锁相环电路
US20050195301A1 (en) Charge pump circuit and PLL circuit using the same
US20030094978A1 (en) Voltage-controlled oscillator having short synchronous pull-in time
US7274238B2 (en) Digital circuit having delay circuit for adjustment of clock signal timing
US8604845B2 (en) Triangular wave generator and method generating triangular wave thereof
JPH1115541A (ja) 電源安定化回路および電源安定化回路を備えたｐｌｌ回路
US5631590A (en) Synchronized clock signal regenerating circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KATO, KAZUO;SASE, TAKASHI;HOTTA, TAKASHI;AND OTHERS;REEL/FRAME:010636/0249

Effective date: 19991206

AS Assignment

Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014569/0585

Effective date: 20030912

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20090920