SU1471290A1 - Single pulse generator - Google Patents

Abstract

The invention relates to a pulse technique and can be used in automation and computing devices. The purpose of the invention is to expand the field of application by allowing the formation of shorter pulses and simplifying the device. The single pulse shaper contains the first IK trigger 1, RS trigger 2, third trigger 3, input bus 4, clock bus 5, setpoint zero bus 6, output bus 7. Running the third trigger in the form of an IK trigger triggers the arrival the signal allowing the logical unit to be removed from the output bus 7, with a delay time caused by only two elements of the flip-flops 2 and 3 instead of four of the prototype, which makes it possible to form shorter pulses and simplifies the device. 1 il.

Description

-about

o-) R

J. C K

 1 C

TO

OS

-Oft

YU

WITH

() The invention relates to a pulse technique and can be used in automation and computing devices.

The purpose of the invention is to expand the field of application by allowing the formation of shorter pulses and simplifying the device.

The drawing shows an electrical functional diagram of single pulse shapers.

The single pulse shaper contains the first 1K-flip-flop 1, RS-flip-flop 2, the second 1K-flip-flop 3, input bus 4, bus 5 clock pulses, bus 6 set to zero state and output bus 7, C input of the first 1K-trigger 1 connected to the bus 5 clock pulses, the direct output of the first IK trigger 1 is connected to the output bus 7, the inverse output to the S input of the RS flip-flop 2 and the R input of the second 1K flip-flop 3, the C input of which is connected to the input bus 4, K-input - with a common power bus, 1-input - with the inverse output of the second RS-flip-flop, the R-input of which is connected to the R-input ervogo 1K latch 6 and the tire 1 installed in a null state, a 1-input .First 1K latch 1 is coupled to a direct output of the second flip-flop 1K-3, K-input - with an inverted output of the second flip-flop 3 1K.

The shaper operates as follows.

At the initial moment of time, the pulse signal from the bus 6 triggers 1 and 2 are set to the zero state, and a 1-level signal is sent to the input of the 1K-flip-flop 3 from the inverse output of the flip-flop 2 allowing the switching of the trigger 3 only to one. When a signal is received from bus 4, trigger 3 switches to a single state and, by output levels, it enables switching of trigger 1 only to a single state;

The clock edge of the trigger 1 is set to one state and generates a unit level signal on the output bus 7, and also a signal from the inverse output switches trigger 2 on the S input to the unit state, and trigger 3 on the R input. to zero state

which output levels allows the trigger 1 to switch to the zero state and removes the signal of the logical unit from the bus 7. When the input pulse reappears from strip 4 on the bus 7, the signal of the logical unit is absent, as the input of the 1K-trigger 3 receives the signal of zero inverted trigger 2 output, prohibiting the switching of trigger 3 on the C-input. This signal is present before the reset pulse arrives on bus 6.

25

Claims (1)

Formula invented A single pulse shaper containing a 1K trigger, the C input of which is connected to the clock pulse bus, the direct output is from the output bus, inverse output - with the S-input of the RS-flip-flop, the R-input of which is connected to the zero-state setting bus and the R input of the first 1K-flip-flop and the third flip-flop, direct output which is connected to the 1-input of the first 1K-flip-flop, the inverse output - to the K-input of the first-1K-flip-flop, characterized in that, in order to expand the field of application By allowing the formation of shorter pulses and simplifying the single pulse generator, the third trigger is implemented as a 1K trigger, whose C input connected to the input bus, R-input -, with the inverse output of the first 1K-flip-flop, 1-input - with the inverse output of the RS-flip-flop, K-input - with the total power supply.