[go: up one dir, main page]

SE9804479L - Omvandlingsanordning och metod för omvandling av seriella data till parallellt format och vice versa - Google Patents

Omvandlingsanordning och metod för omvandling av seriella data till parallellt format och vice versa

Info

Publication number
SE9804479L
SE9804479L SE9804479A SE9804479A SE9804479L SE 9804479 L SE9804479 L SE 9804479L SE 9804479 A SE9804479 A SE 9804479A SE 9804479 A SE9804479 A SE 9804479A SE 9804479 L SE9804479 L SE 9804479L
Authority
SE
Sweden
Prior art keywords
database
data
ports
storage
vice versa
Prior art date
Application number
SE9804479A
Other languages
English (en)
Other versions
SE518865C2 (sv
SE9804479D0 (sv
Inventor
Jonas Alowersson
Patrik Sundstroem
Bertil Roslund
Original Assignee
Switchcore Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Switchcore Ab filed Critical Switchcore Ab
Priority to SE9804479A priority Critical patent/SE518865C2/sv
Publication of SE9804479D0 publication Critical patent/SE9804479D0/sv
Priority to US09/469,979 priority patent/US7016346B1/en
Publication of SE9804479L publication Critical patent/SE9804479L/sv
Publication of SE518865C2 publication Critical patent/SE518865C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0421—Circuit arrangements therefor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/08—Protocols for interworking; Protocol conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Security & Cryptography (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
SE9804479A 1998-12-22 1998-12-22 Anordning och metod för omvandling av data i seriellt format till parallellt format och vice versa SE518865C2 (sv)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE9804479A SE518865C2 (sv) 1998-12-22 1998-12-22 Anordning och metod för omvandling av data i seriellt format till parallellt format och vice versa
US09/469,979 US7016346B1 (en) 1998-12-22 1999-12-21 Apparatus and method for converting data in serial format to parallel format and vice versa

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9804479A SE518865C2 (sv) 1998-12-22 1998-12-22 Anordning och metod för omvandling av data i seriellt format till parallellt format och vice versa

Publications (3)

Publication Number Publication Date
SE9804479D0 SE9804479D0 (sv) 1998-12-22
SE9804479L true SE9804479L (sv) 2000-06-23
SE518865C2 SE518865C2 (sv) 2002-12-03

Family

ID=20413802

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9804479A SE518865C2 (sv) 1998-12-22 1998-12-22 Anordning och metod för omvandling av data i seriellt format till parallellt format och vice versa

Country Status (2)

Country Link
US (1) US7016346B1 (sv)
SE (1) SE518865C2 (sv)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7392417B2 (en) * 2003-10-06 2008-06-24 Nxp B.V. Device for exchanging data signals between two clock domains
JP2006115315A (ja) * 2004-10-15 2006-04-27 Fujitsu Ltd データ転送方法及びデータ転送装置
KR100837811B1 (ko) * 2006-11-15 2008-06-13 주식회사 하이닉스반도체 데이터 변환 회로 및 이를 이용한 반도체 메모리 장치

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57117582A (en) 1981-01-12 1982-07-22 Sumitomo Chem Co Ltd Liquid crystal display element
JPS598428A (ja) 1982-07-06 1984-01-17 Meidensha Electric Mfg Co Ltd 時分割集合形ｓ／ｐ変換回路
US4720819A (en) * 1983-12-30 1988-01-19 Texas Instruments Incorporated Method and apparatus for clearing the memory of a video computer
JPS60180338A (ja) 1984-02-28 1985-09-14 Fujitsu Ltd 並直列変換方式
US4610004A (en) * 1984-10-10 1986-09-02 Advanced Micro Devices, Inc. Expandable four-port register file
US4736361A (en) * 1984-12-28 1988-04-05 Gte Laboratories Incorporated Digital switching system with two-directional addressing rams
US4719601A (en) 1986-05-02 1988-01-12 International Business Machine Corporation Column redundancy for two port random access memory
US4910731A (en) 1987-07-15 1990-03-20 Hitachi, Ltd. Switching system and method of construction thereof
DE68928543T2 (de) 1988-10-06 1998-04-23 Gpt Ltd Asynchrone Zeitvielfachvermittlungsanordnung und Verfahren zum Betrieb der Anordnung
CA2024809C (en) 1989-01-09 1994-11-01 Masanori Hiramoto Digital signal multiplexing apparatus and demultiplexing apparatus
US4924464A (en) 1989-03-13 1990-05-08 American Telephone And Telegraph Company Technique for converting either way between a plurality of N synchronized serial bit streams and a parallel TDM format
DE3922482A1 (de) 1989-07-08 1991-01-17 Standard Elektrik Lorenz Ag Schaltungsanordnung zur wortweisen seriell-parallel-wandlung
US5475680A (en) 1989-09-15 1995-12-12 Gpt Limited Asynchronous time division multiplex switching system
US5157775A (en) 1989-12-15 1992-10-20 Eastman Kodak Company Dual port, dual speed image memory access arrangement
FR2657739B1 (fr) 1990-01-26 1992-05-07 Sgc Thomson Microelectronics Sa Serialiseur/deserialiseur.
US5303200A (en) * 1992-07-02 1994-04-12 The Boeing Company N-dimensional multi-port memory
DE4323521A1 (de) 1993-07-14 1995-01-19 Sel Alcatel Ag Verfahren zum Umsetzen eines parallelisierten, zeitlich gemultiplexten Datenstroms in einzelne serielle Datenströme und umgekehrt, sowie Umsetzer dafür
CA2100729C (en) 1993-07-16 2001-01-16 Simon Skierszkan Serial bit rate converter embedded in a switching matrix
US5751724A (en) 1996-02-23 1998-05-12 Dsc Communications Corporation Demultiplexer for a multi-bitline bus

Also Published As

Publication number Publication date
SE518865C2 (sv) 2002-12-03
US7016346B1 (en) 2006-03-21
SE9804479D0 (sv) 1998-12-22

Similar Documents

Publication Publication Date Title
CA2025632A1 (en) Routing method and routing system for switching system having a plurality of paths
CA2152714A1 (en) Method and apparatus for manipulating an atm cell
CA2152710A1 (en) Method and apparatus for switching, multicasting multiplexing and demultiplexing an atm cell
KR880008333A (ko) 반도체 메모리
CA2058816A1 (en) Common memory switch for routing data signals
SE9402051D0 (sv) Sätt och anordning vid telekommunikation
EP1376607A3 (en) Content addressable memory device and method of operating same
TW267254B (en) Semiconductor memory with hierarchical bit lines
WO2002063804A8 (en) Scalable multi-channel frame aligner
KR880000968A (ko) 반도체 기억장치
ATE396566T1 (de) Telekommunikations-vermittlungsstelle mit architektur mit gestapelten ebenen
EP0375125A3 (en) High speed digital data correlator having a synchronous pipe lined full adder cell array
WO2002003459A3 (en) High-speed low-power semiconductor memory architecture
SE9804479L (sv) Omvandlingsanordning och metod för omvandling av seriella data till parallellt format och vice versa
EP0062547A3 (en) Memory circuit
WO1999033320A3 (en) Asynchronous transfer mode switch
EP0322116A3 (en) Interconnect system for multiprocessor structure
CA2110864A1 (en) Line Accommodation Circuit Capable of Switching from an Active System to a Standby System Without a Loss of a Communication Information Signal
IL135456A0 (en) Byte alignment method and apparatus
EP0715310A3 (en) Improvements in or relating to memory devices
EP0755139A3 (en) ATM switch address generating circuit
JPS5762432A (en) Input and output system
JPS5528191A (en) Memory unit
EP0996066A3 (en) Method and system for data transfer control
ES2145718A1 (es) Metodo y aparato para el moldeado de trafico mta.

Legal Events

Date Code Title Description
NUG Patent has lapsed