SE9700215L - Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken - Google Patents
Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningsteknikenInfo
- Publication number
- SE9700215L SE9700215L SE9700215A SE9700215A SE9700215L SE 9700215 L SE9700215 L SE 9700215L SE 9700215 A SE9700215 A SE 9700215A SE 9700215 A SE9700215 A SE 9700215A SE 9700215 L SE9700215 L SE 9700215L
- Authority
- SE
- Sweden
- Prior art keywords
- layer
- sic
- polytype
- producing
- bonding technique
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000000034 method Methods 0.000 title abstract 3
- 239000000758 substrate Substances 0.000 title abstract 2
- 238000010438 heat treatment Methods 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 230000002040 relaxant effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/02447—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H01L21/8232—
-
- H01L29/24—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/931—Silicon carbide semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Recrystallisation Techniques (AREA)
- Laminated Bodies (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
US08/804,685 US5798293A (en) | 1997-01-27 | 1997-02-25 | Method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
US08/804,685 US5798293A (en) | 1997-01-27 | 1997-02-25 | Method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer |
Publications (2)
Publication Number | Publication Date |
---|---|
SE9700215D0 SE9700215D0 (sv) | 1997-01-27 |
SE9700215L true SE9700215L (sv) | 1998-02-18 |
Family
ID=26662853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
Country Status (2)
Country | Link |
---|---|
US (1) | US5798293A (sv) |
SE (1) | SE9700215L (sv) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1267397A (zh) * | 1997-08-20 | 2000-09-20 | 西门子公司 | 具有预定的α碳化硅区的半导体结构及此半导体结构的应用 |
US6482725B1 (en) * | 1999-08-18 | 2002-11-19 | Advanced Micro Devices, Inc. | Gate formation method for reduced poly-depletion and boron penetration |
US6903373B1 (en) * | 1999-11-23 | 2005-06-07 | Agere Systems Inc. | SiC MOSFET for use as a power switch and a method of manufacturing the same |
US6303508B1 (en) | 1999-12-16 | 2001-10-16 | Philips Electronics North America Corporation | Superior silicon carbide integrated circuits and method of fabricating |
US6699770B2 (en) * | 2001-03-01 | 2004-03-02 | John Tarje Torvik | Method of making a hybride substrate having a thin silicon carbide membrane layer |
US6566158B2 (en) | 2001-08-17 | 2003-05-20 | Rosemount Aerospace Inc. | Method of preparing a semiconductor using ion implantation in a SiC layer |
FR2836159B1 (fr) * | 2002-02-15 | 2004-05-07 | Centre Nat Rech Scient | Procede de formation de couche de carbure de silicium ou de nitrure d'element iii sur un substrat adapte |
US6982440B2 (en) * | 2002-02-19 | 2006-01-03 | Powersicel, Inc. | Silicon carbide semiconductor devices with a regrown contact layer |
GB2483702A (en) * | 2010-09-17 | 2012-03-21 | Ge Aviat Systems Ltd | Method for the manufacture of a Silicon Carbide, Silicon Oxide interface having reduced interfacial carbon gettering |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH067594B2 (ja) * | 1987-11-20 | 1994-01-26 | 富士通株式会社 | 半導体基板の製造方法 |
DE69233314T2 (de) * | 1991-10-11 | 2005-03-24 | Canon K.K. | Verfahren zur Herstellung von Halbleiter-Produkten |
DE4234508C2 (de) * | 1992-10-13 | 1994-12-22 | Cs Halbleiter Solartech | Verfahren zur Herstellung eines Wafers mit einer monokristallinen Siliciumcarbidschicht |
US5455202A (en) * | 1993-01-19 | 1995-10-03 | Hughes Aircraft Company | Method of making a microelectric device using an alternate substrate |
US5349207A (en) * | 1993-02-22 | 1994-09-20 | Texas Instruments Incorporated | Silicon carbide wafer bonded to a silicon wafer |
SE9501312D0 (sv) * | 1995-04-10 | 1995-04-10 | Abb Research Ltd | Method for procucing a semiconductor device |
SE9601175D0 (sv) * | 1996-03-27 | 1996-03-27 | Abb Research Ltd | A method for producing a semiconductor device by the use of an implanting step and a device produced thereby |
-
1997
- 1997-01-27 SE SE9700215A patent/SE9700215L/sv not_active Application Discontinuation
- 1997-02-25 US US08/804,685 patent/US5798293A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US5798293A (en) | 1998-08-25 |
SE9700215D0 (sv) | 1997-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW350143B (en) | Method for producing semiconductor device | |
ATE443344T1 (de) | Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht | |
MY114349A (en) | Etching solution for etching porous silicon, etching method using the etching solution and method of prepa- ring semiconductor member using the etching solution | |
EP0845803A4 (en) | SiC ELEMENT AND PROCESS FOR ITS PRODUCTION | |
FR2835096B1 (fr) | Procede de fabrication d'un substrat auto-porte en materiau semi-conducteur monocristallin | |
SE9700215L (sv) | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken | |
WO1997024752A3 (en) | A method of manufacturing a high voltage gan-aln based semiconductor device and semiconductor device made | |
DE60141843D1 (de) | Verfahren zur bildung einer schicht aus relaxiertem sige-auf-isolator | |
TW330313B (en) | A semiconductor substrate and process for producing same | |
MY115477A (en) | Process for producing semiconductor article | |
DE69801987D1 (de) | Suszeptor ausführungen für siliziumkarbid-dünnschichten | |
SG125932A1 (en) | Method of forming strained silicon on insulator substrate | |
DK0829012T3 (da) | Fremgangsmåde til fremstilling af en halvledertransducer | |
BR9002553A (pt) | Sensor semicondutor laminado com,elemento oscilador e processos associados e produtos | |
CA2075020A1 (en) | Method for preparing semiconductor member | |
ATE230445T1 (de) | Verfahren und vorrichtung zur ablagerung von parylen af4 auf halbleiterwafern | |
KR910007102A (ko) | 두 보디의 결합 방법 | |
JPS54161268A (en) | Method of manufacturing semiconductor device growing silicon layer on sapphire substrate | |
FR2842350B1 (fr) | Procede de transfert d'une couche de materiau semiconducteur contraint | |
DE69728950D1 (de) | Verfahren zur Herstellung eines Halbleitergegenstands | |
DE50009742D1 (de) | Verfahren und vorrichtung zur abscheidung von materialien mit grosser elektronischer bandlücke und grosser bindungsenergie | |
ATE50886T1 (de) | Traegerscheibe fuer halbleiteranordnung aus siliziumcarbid. | |
WO2003036699A3 (en) | Lateral semiconductor-on-insulator structure and corresponding manufacturing methods | |
BR9105107A (pt) | Metodo para desenvolver diamante | |
EP1130137A4 (en) | MATERIAL FOR DRAWING SIC SINGLE CRYSTALS AND METHOD FOR PRODUCING SIC SINGLE CRYSTALS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAV | Patent application has lapsed |
Ref document number: 9700215-8 Format of ref document f/p: F |