[go: up one dir, main page]

SE8604874L - SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER - Google Patents

SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER

Info

Publication number
SE8604874L
SE8604874L SE8604874A SE8604874A SE8604874L SE 8604874 L SE8604874 L SE 8604874L SE 8604874 A SE8604874 A SE 8604874A SE 8604874 A SE8604874 A SE 8604874A SE 8604874 L SE8604874 L SE 8604874L
Authority
SE
Sweden
Prior art keywords
receiver
digital data
synchronize
data transfer
synchronising
Prior art date
Application number
SE8604874A
Other languages
Unknown language ( )
Swedish (sv)
Other versions
SE8604874D0 (en
Inventor
Z Chahabadi
Original Assignee
Kabelmetal Electro Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kabelmetal Electro Gmbh filed Critical Kabelmetal Electro Gmbh
Publication of SE8604874D0 publication Critical patent/SE8604874D0/en
Publication of SE8604874L publication Critical patent/SE8604874L/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A method for synchronising the receiver to the transmitter of a digital data section is specified. In the receiver, a synchronising pulse is first detected. In accordance with the determination of the clock rate of the data stream, "windows" are then opened at time intervals, in which the synchronising pulse is sampled. The windows are narrowed down step by step. The narrowest window approximately corresponds to the width of the edge of the synchronising pulse.
SE8604874A 1985-11-15 1986-11-14 SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER SE8604874L (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19853540572 DE3540572A1 (en) 1985-11-15 1985-11-15 METHOD FOR SYNCHRONIZING A RECEIVER IN DIGITAL DATA TRANSMISSION

Publications (2)

Publication Number Publication Date
SE8604874D0 SE8604874D0 (en) 1986-11-14
SE8604874L true SE8604874L (en) 1987-05-16

Family

ID=6286088

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8604874A SE8604874L (en) 1985-11-15 1986-11-14 SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER

Country Status (5)

Country Link
DE (1) DE3540572A1 (en)
DK (1) DK536086A (en)
FI (1) FI864638L (en)
GB (1) GB2183128A (en)
SE (1) SE8604874L (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3804632A1 (en) * 1988-02-15 1989-08-24 Ant Nachrichtentech METHOD AND ARRANGEMENT FOR DETERMINING THE LOCATION OF A RECEIVER-SIDED WORD CLOCK IN RELATION TO A TRANSMITTED PPM SCHEME
US4879731A (en) * 1988-08-24 1989-11-07 Ampex Corporation Apparatus and method for sync detection in digital data
JP2871364B2 (en) * 1992-12-16 1999-03-17 富士通株式会社 Modem transmission synchronization apparatus and method
DE4338422C1 (en) * 1993-11-10 1995-02-09 Becker Gmbh Method for synchronising an RDS decoder
DE4338412C1 (en) * 1993-11-10 1995-03-02 Becker Gmbh Method for detection of information in RDS data stream
SE503920C2 (en) * 1994-10-03 1996-09-30 Ericsson Telefon Ab L M Ways to synchronize signals and devices for this
DE19905316A1 (en) 1999-02-09 2000-08-10 Horst Ziegler Data transmission system, in particular for recording consumption data

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2855676A1 (en) * 1978-12-21 1980-07-03 Hertz Inst Heinrich TDM transmission system with constant synchronisation derivation - compares bit patterns from data with bit pattern from frame
NL8000607A (en) * 1980-01-31 1981-09-01 Philips Nv FM RECEIVER WITH TRANSMITTER CHARACTERIZATION.
JPS5753880A (en) * 1980-09-12 1982-03-31 Victor Co Of Japan Ltd Detector of periodic signal

Also Published As

Publication number Publication date
DK536086D0 (en) 1986-11-10
SE8604874D0 (en) 1986-11-14
FI864638L (en) 1987-05-16
FI864638A0 (en) 1986-11-14
DE3540572C2 (en) 1987-08-20
DK536086A (en) 1987-05-16
DE3540572A1 (en) 1987-05-21
GB8627298D0 (en) 1986-12-17
GB2183128A (en) 1987-05-28

Similar Documents

Publication Publication Date Title
HK81295A (en) Circuit for extracting or regenerating frame synchronizing signals
DE3785966D1 (en) DIGITAL, PHASE-LOCKED CLOCK RECOVERY LOOP.
CA2152781A1 (en) Digital demodulator with frequency and timing control
DE60110036D1 (en) DIGITAL TWIN-LINE TWO-DIRECTION INTERFACE FOR SEISMIC TELEMETRY
MX9601094A (en) Timing recovery in a network-synchronized modem.
ATE142831T1 (en) DIGITAL PHASE LOCK LOOP
DK192484D0 (en) PROCEDURE FOR REDUCING TREASURE THROUGH SLIDING WINDOWS
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
SE8604874D0 (en) SET TO SYNCHRONIZE A RECEIVER BY DIGITAL DATA TRANSFER
ATE61179T1 (en) CIRCUIT DEVICE FOR REGENERATION OF CLOCK SIGNALS IN A DATA TRANSMISSION SYSTEM AND A DATA RECOVERY ARRANGEMENT WITH SUCH DEVICE.
JPS56153513A (en) Data recovering method using variable window
EP0247720A3 (en) Clock signal extraction apparatus
FI872039A0 (en) FLUSH METHOD FOR ANALYZING VID STAOLFRAMSTAELLNING.
JPS5435666A (en) Timing extraction system
DE3775535D1 (en) METHOD AND ARRANGEMENT FOR TRANSMITTING A DIGITAL SIGNAL OF LOW BITRATE IN A TIME SECTION OF A TIME MULTIPLEX SIGNAL PROVIDED FOR A HIGHER BITRATE.
EP0108702A3 (en) Serial to parallel data conversion circuit
CA2092786A1 (en) Synchronization method and device realizing said method
EP0239823A3 (en) Sliding wing for windows or doors
JPS5461406A (en) Pulse delivery system
JPS5781752A (en) Demodulating circuit for transmission system of same direction data
JPS52102613A (en) Frame synchronization signal detector circuit
JPS5739639A (en) Delay type phase correction system
ATE57282T1 (en) ARRANGEMENT FOR MONITORING A PCM OR DSGER|TS OR A DIGITAL SIGNAL CHANNEL DISTRIBUTOR FOR N-BIT MULTIPLEX SIGNALS.
ATE350821T1 (en) DATA TRANSMISSION METHOD, TRANSMITTER AND RECEIVER WITH REDUCED AMBIGUITY
DK155196C (en) DEVICE FOR INSERTING SEAL LISTS IN A NOTE ON RECTANGULAR DOOR OR WINDOW FRAMES

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8604874-1

Effective date: 19910601