GB2183128A - Method for synchronising a receiver in digital data transmission - Google Patents
Method for synchronising a receiver in digital data transmission Download PDFInfo
- Publication number
- GB2183128A GB2183128A GB08627298A GB8627298A GB2183128A GB 2183128 A GB2183128 A GB 2183128A GB 08627298 A GB08627298 A GB 08627298A GB 8627298 A GB8627298 A GB 8627298A GB 2183128 A GB2183128 A GB 2183128A
- Authority
- GB
- United Kingdom
- Prior art keywords
- window
- data stream
- receiver
- synchronising
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A method for synchronising the receiver to the transmitter of a digital data section is specified. In the receiver, a synchronising pulse is first detected. In accordance with the determination of the clock rate of the data stream, "windows" are then opened at time intervals, in which the synchronising pulse is sampled. The windows are narrowed down step by step. The narrowest window approximately corresponds to the width of the edge of the synchronising pulse.
Description
SPECIFICATION
Method for Synchronising a Receiver in Digital Data
Transmission
The invention relates to a method for synchronising a receiver to a transmitter of a transmission section for digital data, using a data stream going out from the transmitter and coming in at the receiver, in which the incoming data stream is inspected in segments in the receiver in timelimited windows which are opened in accordance with the determination of the clock rate of the data system at intervals corresponding to this clock rates, and in which the receiver is adjusted until in each case a pulse of the data stream is detected in the windows which is present as synchronising pulse at constant intervals in the data stream.
In the transmission of digital data it is necessary that the receiver runs in sychronism with the transmitter if a distortion of the information items transmitted is to be prevented. The receiver must therefore be synchronised to the transmitter. This applies both with line-conducted and with wireless transmission.
A phase control circuit named "PLU'-Phase- locked loop-is known which can be used for such synchronisation. In this circuit, or the corresponding method, the clock generator of the receiver which is, for example, a quartz generator, is followed by an adjustable divider. The divider is used for dividing the high frequency of the clock generator down to the frequency of the data stream. The receiver is synchronised to the transmitter by using the incoming data stream. A pulse recurring at constant intervals in accordance with the clock rate of the data stream is used as synchronising pulse which is detected in a so-called "window". This window means a time-limited sampling of the data stream which is thus detected only from time to time, this being when a window is opened.The first window is opened in the receiver when the synchronising pulse is expected to arrive. The time is known per se since the clock frequency of the incoming data stream is known. If during this operation a pulse is detected quite accidentally in the first window, further windows are opened in each case at intervals of the clock rate of the data stream. If the pulse appears in all windows, the synchronising pulse has really been detected and the receiver is running in synchronism with the transmitter. If the pulse no longer appears in the second window, which will always be the case at the beginning, the pulse detected in the first window was either a noise pulse or the receiver is not running synchronously.
The divider of the clock generator is then adjusted until the synchronising pulse finally appears in all windows. This known synchronising method is very time consuming. It can last some minutes until synchronisation is achieved. Since the actual data transmission cannot be carried out until that time, this method is unsatisfactory.
The invention is based on the object of specifying a method which, compared with the known method, enables the receiver to achieve very rapid synchronisation to the transmitter of a digital transmission section.
This object is achieved by a method of the type initially described, in accordance with the invention, in that in a first step, the data stream is inspected in the receiver without window until the synchronising pulse has been found,
that in a second step, a window which is wide in time is opened at the time interval of the clock rate of the data stream and
that when the synchronising pulse is located in this window, further windows whose spacing in time from each other corresponds in each case to the clock rate of the data stream are opened in further steps and are progressively narrowed down in time from window to window until a time slot is produced as window which, taking into consideration the inaccuracy of the clock generator, is slightly wider than the possible deviation of the edge of the synchronising pulse in the period.
In this method, finding the synch ronising pulse is not left to the random detection in a first window but initially the total incoming data stream is inspected from which the synchronising pulse is picked out.
The receiver is then very rapidly synchronised by the window subsequently opened and in each case narrowed down step by step. Synchronisation is not only rapid but also accurate since the last window, called a time slot, results in accurate adjustment to the edge of the synchronising pulse.
This method is very rapid and accurate even if it is not the synchronising pulse but a noise pulse which was detected as first pulse. Since this noise pulse no longer appears in the first window, the synchronising pulse is found immediately thereafter.
The method is of advantage even when a disturbance due to a trace shift at the transmitter occurs during the transmission of data. The resynchronisation of the receiver required in that case occurs just as rapidly as initial synchronisation. To detect the synchronising pulse, the window can either be widened step by step in this case and narrowed down again after the synchronising pulse is detected or the window is completely deleted and narrowed down again step by step after the first window has been formed.
The time needed to achieve synchronisation depends on the frequency of the data stream transmitted. At a frequency of, for example, 1 kHz, the synchronising pulses follow each other at intervals of 1 msec. Synchronisation can be achieved in a few milliseconds. At higher frequencies, the synchronisation time is significantly shorter.
In the text which follows, the method according to the invention is explained as an illustrative embodiment.
In digital signal transmission, the data are transmitted from a transmitter to a receiver as bits in known codes. In this arrangement, an arbitrary number of the bits is combined in frames. At a frequency of 1 kHz, for example, 32 bits are combined in a frame. The edges of the first bits or pulses of the successive frames then occur at intervals of 1 msec from each other.
The first pulse of each frame is to be used as synchronising pulse. Strictly speaking, the synchronising method then relates only to the edge of this pulse. As soon as the synchronising pulse has been found, a still relatively wide window is opened after 1 msec. If the width of the narrowest window, that is to say of the time slot, is designated by "B", the first window can have a width of, for example, 31 B. This can correspond, for example, to a value of 31 lisec.
The windows following at intervals of 1 msec can then be narrowed down step by step by 2 B in each case so that the time slot is reached after 15 steps which corresponds to a time of 15 msec.
The windows are implemented, for example, by a counter which follows the clock generator of the receiver and which initially counts up to 15 and then counts back down to zero.
The width of the windows and the number of steps until the time slot is reached are arbitrarily chosen.
The specified data change in accordance with higher transmission rates at other clock frequencies.
Claims (4)
1. Method for synchronising a receiver to a transmitter of a transmission section for digital data, using a data stream going outfrom the transmitter and coming in at the receiver, in which the incoming data stream is inspected in segments in the receiver in time-limited windows which are opened in accordance with the determination of the clock rate of the data stream at intervals corresponding to this clock rate, and in which the receiver is adjusted until in each case a pulse of the data stream is detected in the windows which is present as synchronising pulse at constant intervals in the data stream, characterized in
that in a first step, the data stream is inspected in the receiver without window until the synchronising pulse has been found,
that in a second step, a window, which is wide in time is opened at the time interval of the clock rate of the data stream and
that when the synchronising pulse is located in this window, further windows whose spacing in time from each other corresponds in each case to the clock rate of the data stream are opened in further steps and are progressively narrowed down in time from window to window until a time slot is produced as window which, taking into consideration the inaccuracy of the clock generator, is slightly wider than the possible deviation of the edge of the synchronising pulse in the period.
2. Method according to Claim 1, characterized in that, in the case of a phase shift occurring during the data transmission, the window is widened step by step, starting from the time slot, until the synchronising pulse has been detected and that the window is then narrowed down again step by step until the time slot is reached.
3. Method according to Claim 1, characterized in that, in the case of a phase shift occurring during the data transmission, the window is completely deleted and is then narrowed down again step by step until the time slot is reached.
4. Method according to Claim 1, substantially as described in respect of the illustrative embodiment disclosed herein.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19853540572 DE3540572A1 (en) | 1985-11-15 | 1985-11-15 | METHOD FOR SYNCHRONIZING A RECEIVER IN DIGITAL DATA TRANSMISSION |
Publications (2)
Publication Number | Publication Date |
---|---|
GB8627298D0 GB8627298D0 (en) | 1986-12-17 |
GB2183128A true GB2183128A (en) | 1987-05-28 |
Family
ID=6286088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08627298A Withdrawn GB2183128A (en) | 1985-11-15 | 1986-11-14 | Method for synchronising a receiver in digital data transmission |
Country Status (5)
Country | Link |
---|---|
DE (1) | DE3540572A1 (en) |
DK (1) | DK536086A (en) |
FI (1) | FI864638L (en) |
GB (1) | GB2183128A (en) |
SE (1) | SE8604874L (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0602898A1 (en) * | 1992-12-16 | 1994-06-22 | Fujitsu Limited | Method and apparatus for synchronizing transmission of modem |
WO1996010877A1 (en) * | 1994-10-03 | 1996-04-11 | Telefonaktiebolaget Lm Ericsson | Method of synchronizing signals and a device herefor |
EP1028403A2 (en) | 1999-02-09 | 2000-08-16 | Ziegler, Horst Prof. Dr. | Data transmission system, especially for obtaining utility data |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3804632A1 (en) * | 1988-02-15 | 1989-08-24 | Ant Nachrichtentech | METHOD AND ARRANGEMENT FOR DETERMINING THE LOCATION OF A RECEIVER-SIDED WORD CLOCK IN RELATION TO A TRANSMITTED PPM SCHEME |
US4879731A (en) * | 1988-08-24 | 1989-11-07 | Ampex Corporation | Apparatus and method for sync detection in digital data |
DE4338412C1 (en) * | 1993-11-10 | 1995-03-02 | Becker Gmbh | Method for detection of information in RDS data stream |
DE4338422C1 (en) * | 1993-11-10 | 1995-02-09 | Becker Gmbh | Method for synchronising an RDS decoder |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2068686A (en) * | 1980-01-31 | 1981-08-12 | Philips Nv | Fm-receiver with transmission identification |
GB2087673A (en) * | 1980-09-12 | 1982-05-26 | Victor Company Of Japan | Signal synchronizing circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2855676A1 (en) * | 1978-12-21 | 1980-07-03 | Hertz Inst Heinrich | TDM transmission system with constant synchronisation derivation - compares bit patterns from data with bit pattern from frame |
-
1985
- 1985-11-15 DE DE19853540572 patent/DE3540572A1/en active Granted
-
1986
- 1986-11-10 DK DK536086A patent/DK536086A/en not_active Application Discontinuation
- 1986-11-14 FI FI864638A patent/FI864638L/en not_active IP Right Cessation
- 1986-11-14 GB GB08627298A patent/GB2183128A/en not_active Withdrawn
- 1986-11-14 SE SE8604874A patent/SE8604874L/en not_active Application Discontinuation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2068686A (en) * | 1980-01-31 | 1981-08-12 | Philips Nv | Fm-receiver with transmission identification |
GB2087673A (en) * | 1980-09-12 | 1982-05-26 | Victor Company Of Japan | Signal synchronizing circuit |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0602898A1 (en) * | 1992-12-16 | 1994-06-22 | Fujitsu Limited | Method and apparatus for synchronizing transmission of modem |
US5648993A (en) * | 1992-12-16 | 1997-07-15 | Fujitsu Limited | Method and apparatus for synchronizing modem transmission by controlling a measured phase difference between an internal timing signal and a transmission timing signal |
WO1996010877A1 (en) * | 1994-10-03 | 1996-04-11 | Telefonaktiebolaget Lm Ericsson | Method of synchronizing signals and a device herefor |
AU693270B2 (en) * | 1994-10-03 | 1998-06-25 | Telefonaktiebolaget Lm Ericsson (Publ) | Method of synchronizing signals and a device herefor |
EP1028403A2 (en) | 1999-02-09 | 2000-08-16 | Ziegler, Horst Prof. Dr. | Data transmission system, especially for obtaining utility data |
EP1028403A3 (en) * | 1999-02-09 | 2005-05-04 | Ziegler, Horst Prof. Dr. | Data transmission system, especially for obtaining utility data |
Also Published As
Publication number | Publication date |
---|---|
DE3540572A1 (en) | 1987-05-21 |
DK536086D0 (en) | 1986-11-10 |
SE8604874D0 (en) | 1986-11-14 |
DK536086A (en) | 1987-05-16 |
DE3540572C2 (en) | 1987-08-20 |
FI864638A0 (en) | 1986-11-14 |
FI864638L (en) | 1987-05-16 |
GB8627298D0 (en) | 1986-12-17 |
SE8604874L (en) | 1987-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5202761A (en) | Audio synchronization apparatus | |
US3562710A (en) | Bit error detector for digital communication system | |
US3585298A (en) | Timing recovery circuit with two speed phase correction | |
US4029900A (en) | Digital synchronizing signal recovery circuits for a data receiver | |
US5170396A (en) | Data valid detector circuit for manchester encoded data | |
GB1453790A (en) | Device for automatically searching for the frame synchronising words of a time division multiplex frame | |
US4763339A (en) | Digital word synchronizing arrangement | |
US4309662A (en) | Circuit for rapidly resynchronizing a clock | |
GB2183128A (en) | Method for synchronising a receiver in digital data transmission | |
EP0047303B1 (en) | Method and apparatus for demodulating quadriphase differential transmissions | |
GB1411615A (en) | Transmission system | |
US5495294A (en) | Synchronising signal generator | |
EP0056649B1 (en) | Digital signal receiver | |
US4461002A (en) | Digital signal receiver | |
WO1995022861A3 (en) | Method for synchronizing a receiver | |
GB2191068A (en) | Electrical apparatus for extracting clock signals | |
US4561100A (en) | Digital signal receiver | |
EP0600408B1 (en) | Method and apparatus for clock synchronization | |
JP3412558B2 (en) | Clock frequency control method and receiving device used therefor | |
US4395773A (en) | Apparatus for identifying coded information without internal clock synchronization | |
JPS6252996B2 (en) | ||
JPS592417B2 (en) | Communication synchronization method | |
JPS6166433A (en) | Clock synchronizing circuit | |
SU640441A2 (en) | Binary signal synchronizer | |
JPS62254619A (en) | Method of synchronizing sampled signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |