[go: up one dir, main page]

SE469097B - Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler - Google Patents

Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler

Info

Publication number
SE469097B
SE469097B SE8604262A SE8604262A SE469097B SE 469097 B SE469097 B SE 469097B SE 8604262 A SE8604262 A SE 8604262A SE 8604262 A SE8604262 A SE 8604262A SE 469097 B SE469097 B SE 469097B
Authority
SE
Sweden
Prior art keywords
clock
output
signal
data processing
majority
Prior art date
Application number
SE8604262A
Other languages
English (en)
Swedish (sv)
Other versions
SE8604262L (sv
SE8604262D0 (sv
Inventor
Driel C-J L Van
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of SE8604262D0 publication Critical patent/SE8604262D0/xx
Publication of SE8604262L publication Critical patent/SE8604262L/
Publication of SE469097B publication Critical patent/SE469097B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187—Voting techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
    • G06F11/184—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality
    • G06F11/185—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality and the voting is itself performed redundantly

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
SE8604262A 1985-10-10 1986-10-07 Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler SE469097B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8502768A NL8502768A (nl) 1985-10-10 1985-10-10 Dataverwerkingsinrichting, die uit meerdere, parallel-werkende dataverwerkingsmodules bestaat, multipel redundante klokinrichting, bevattende een aantal onderling zelf-synchroniserende klokschakelingen voor gebruik in zo een dataverwerkingsinrichting, en klokschakeling voor gebruik in zo een klokinrichting.

Publications (3)

Publication Number Publication Date
SE8604262D0 SE8604262D0 (sv) 1986-10-07
SE8604262L SE8604262L (sv) 1987-04-11
SE469097B true SE469097B (sv) 1993-05-10

Family

ID=19846697

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8604262A SE469097B (sv) 1985-10-10 1986-10-07 Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler

Country Status (7)

Country Link
US (1) US4839855A (fr)
JP (1) JP2505771B2 (fr)
DE (1) DE3632205C2 (fr)
FR (1) FR2591770B1 (fr)
GB (1) GB2181580B (fr)
NL (1) NL8502768A (fr)
SE (1) SE469097B (fr)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5204952A (en) * 1988-07-18 1993-04-20 Northern Telecom Limited Duplex processor arrangement for a switching system
US4984241A (en) * 1989-01-23 1991-01-08 The Boeing Company Tightly synchronized fault tolerant clock
EP0394725B1 (fr) * 1989-04-28 1996-02-14 Siemens Aktiengesellschaft Dispositif pour la distribution de signal d'horloge
US5204944A (en) * 1989-07-28 1993-04-20 The Trustees Of Columbia University In The City Of New York Separable image warping methods and systems using spatial lookup tables
EP0415111B1 (fr) * 1989-08-28 1996-02-28 Siemens Aktiengesellschaft Alimentation d'un système en impulsions d'horloge de secours pour systèmes digitaux
US5263163A (en) * 1990-01-19 1993-11-16 Codex Corporation Arbitration among multiple users of a shared resource
FI87867C (fi) * 1991-01-09 1993-02-25 Telenokia Oy Oskillatorenhet med en saekrad frekvensstabilitet
US5379415A (en) * 1992-09-29 1995-01-03 Zitel Corporation Fault tolerant memory system
US5726593A (en) * 1992-10-27 1998-03-10 Nokia Telecommunications Oy Method and circuit for switching between a pair of asynchronous clock signals
US5377206A (en) * 1993-02-03 1994-12-27 Honeywell Inc. Multiple-channel fault-tolerant clock system
US5377205A (en) * 1993-04-15 1994-12-27 The Boeing Company Fault tolerant clock with synchronized reset
US5642069A (en) * 1994-04-26 1997-06-24 Unisys Corporation Clock signal loss detection and recovery apparatus in multiple clock signal system
US5537583A (en) * 1994-10-11 1996-07-16 The Boeing Company Method and apparatus for a fault tolerant clock with dynamic reconfiguration
US5477180A (en) * 1994-10-11 1995-12-19 At&T Global Information Solutions Company Circuit and method for generating a clock signal
US5689643A (en) * 1994-12-09 1997-11-18 O'hanlan; Thomas B. Communication device for transmitting asynchronous formatted data synchronously
US5559459A (en) * 1994-12-29 1996-09-24 Stratus Computer, Inc. Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal
KR960024899A (ko) * 1994-12-31 1996-07-20 김주용 대표값 선택기와 그 구현 방법
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5886557A (en) * 1996-06-28 1999-03-23 Emc Corporation Redundant clock signal generating circuitry
US5784386A (en) * 1996-07-03 1998-07-21 General Signal Corporation Fault tolerant synchronous clock distribution
SE9702176L (sv) * 1997-06-06 1998-12-07 Ericsson Telefon Ab L M En maskinvarukonstruktion för majoritetsval, samt test och underhåll av majoritetsval
US7350116B1 (en) 1999-06-08 2008-03-25 Cisco Technology, Inc. Clock synchronization and fault protection for a telecommunications device
US6631483B1 (en) * 1999-06-08 2003-10-07 Cisco Technology, Inc. Clock synchronization and fault protection for a telecommunications device
DE19947662A1 (de) * 1999-10-04 2001-04-12 Bayerische Motoren Werke Ag Betriebsverfahren für einen Datenbus
DE10023166A1 (de) * 2000-05-11 2001-11-15 Alcatel Sa Mehrrechner-System
US6718474B1 (en) 2000-09-21 2004-04-06 Stratus Technologies Bermuda Ltd. Methods and apparatus for clock management based on environmental conditions
US6525590B2 (en) * 2001-02-01 2003-02-25 Intersil Americas Inc. Spatially redundant and complementary semiconductor device-based, single event transient-resistant linear amplifier circuit architecture
JP3492655B2 (ja) 2001-08-20 2004-02-03 エヌイーシーシステムテクノロジー株式会社 電子機器
US7288980B2 (en) * 2002-11-05 2007-10-30 Ip-First, Llc Multiple mode clock receiver
US6970045B1 (en) 2003-06-25 2005-11-29 Nel Frequency Controls, Inc. Redundant clock module
US7224178B2 (en) * 2004-12-17 2007-05-29 National Tsing Hua University Circuit re-synthesis and method for delay variation tolerance

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3667057A (en) * 1970-05-22 1972-05-30 Bendix Corp Method and means for providing an output corresponding to the average of acceptable input signals
US3805235A (en) * 1972-12-26 1974-04-16 Collins Radio Co Equalization means for multi-channel redundant control system
US3900741A (en) * 1973-04-26 1975-08-19 Nasa Fault tolerant clock apparatus utilizing a controlled minority of clock elements
US4239982A (en) * 1978-06-14 1980-12-16 The Charles Stark Draper Laboratory, Inc. Fault-tolerant clock system
NL7909178A (nl) * 1979-12-20 1981-07-16 Philips Nv Rekenmachine met verspreide redundantie welke is verdeeld over verschillende isolatiegebieden voor fouten.
US4375683A (en) * 1980-11-12 1983-03-01 August Systems Fault tolerant computational system and voter circuit
NL8203921A (nl) * 1982-10-11 1984-05-01 Philips Nv Multipel redundant kloksysteem, bevattende een aantal onderling synchroniserende klokken, en klokschakeling voor gebruik in zo een kloksysteem.
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock

Also Published As

Publication number Publication date
DE3632205C2 (de) 1995-11-16
SE8604262L (sv) 1987-04-11
GB2181580B (en) 1989-09-13
GB2181580A (en) 1987-04-23
FR2591770A1 (fr) 1987-06-19
SE8604262D0 (sv) 1986-10-07
NL8502768A (nl) 1987-05-04
GB8623975D0 (en) 1986-11-12
DE3632205A1 (de) 1987-04-16
JPS6292062A (ja) 1987-04-27
FR2591770B1 (fr) 1988-06-10
JP2505771B2 (ja) 1996-06-12
US4839855A (en) 1989-06-13

Similar Documents

Publication Publication Date Title
SE469097B (sv) Databehandlingsanordning bestaaende av ett flertal parallellarbetande databehandlingsmoduler
US5539328A (en) Termination for high frequency clock distribution path
US5321368A (en) Synchronized, digital sequential circuit
US4868522A (en) Clock signal distribution device
US4494021A (en) Self-calibrated clock and timing signal generator for MOS/VLSI circuitry
US5455935A (en) Clock synchronization system
US6104228A (en) Phase aligner system and method
US7323915B2 (en) Delay locked loop with selectable delay
GB2399264A (en) Data synchronising circuitry for processing high speed digital signals
CN108306638A (zh) 一种适用于电荷泵锁相环的可配置锁定检测电路
US7386079B2 (en) Seamless clock
US6272439B1 (en) Programmable delay path circuit and operating point frequency detection apparatus
JPH0664099B2 (ja) デジタル位相計回路
US7257728B2 (en) Method and apparatus for an integrated circuit having flexible-ratio frequency domain cross-overs
US4223392A (en) Clock-signal generator for a data-processing system
US5305323A (en) Technique for digitally detecting bit-error densities that occur in a serial bit stream
JP2765245B2 (ja) シリアルクロック発生回路
US5844446A (en) Oscillator based tamperproof precision timing circuit
JPH033419A (ja) 位相同期回路
JPH05175834A (ja) 位相同期ループ回路
JP2704203B2 (ja) タイミング発生装置
JPH03171945A (ja) ディジタルシステム
SE470502B (sv) Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling
SU403076A1 (ru) Двоичный счетчик
SU879654A1 (ru) Устройство дл контрол кольцевого регистра сдвига

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8604262-9

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8604262-9

Format of ref document f/p: F