KR980007204A - Implementation of interprocess communication protocol using integrated signal data mode - Google Patents
Implementation of interprocess communication protocol using integrated signal data mode Download PDFInfo
- Publication number
- KR980007204A KR980007204A KR1019960024080A KR19960024080A KR980007204A KR 980007204 A KR980007204 A KR 980007204A KR 1019960024080 A KR1019960024080 A KR 1019960024080A KR 19960024080 A KR19960024080 A KR 19960024080A KR 980007204 A KR980007204 A KR 980007204A
- Authority
- KR
- South Korea
- Prior art keywords
- data mode
- signal
- signal data
- integrated signal
- communication protocol
- Prior art date
Links
- 238000000034 method Methods 0.000 claims abstract description 9
- 230000005540 biological transmission Effects 0.000 claims 1
Landscapes
- Communication Control (AREA)
Abstract
1. 청구 범위에 기재된 발명이 속한 기술분야: 프로세스간 통신1. Field of the Invention: The interprocess communication
2. 발명이 해결하려고 하는 기술적 과제: 하나 또는 몇개의 통합된 시그널 데이타 모드를 사용하고 시그널도 그에 따라 몇개만 사용하도록 하는 프로세스간 통신 프로토콜을 구현한다.2. Technical Problems to be Solved by the Invention: Implement an inter-process communication protocol that uses one or several integrated signal data modes and uses only a few signals accordingly.
3. 발명의 해결방법의 요지: 본 발명의 실시예에서는 통합된 하나의 데이타모드를 사용하고 그에 따라 하나의 시그널을 사용하여 두개의 프로세스간 통신을 구현한다.3. Summary of the Solution of the Invention: In the embodiment of the present invention, one integrated data mode is used, and accordingly, a single signal is used to implement communication between two processes.
4. 발명의 중요한 용도: ATM교환기에서 프로세스간 통신4. Important Uses of the Invention: Interprocess communication in an ATM exchange
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제2도는 본 발명의 실시예에 따른 통합시그널 데이타 모드를 사용한 프로세스간 통신 프로토콜 구현을 보여주는 도면.FIG. 2 illustrates an inter-process communication protocol implementation using an integrated signal data mode according to an embodiment of the present invention; FIG.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024080A KR980007204A (en) | 1996-06-26 | 1996-06-26 | Implementation of interprocess communication protocol using integrated signal data mode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024080A KR980007204A (en) | 1996-06-26 | 1996-06-26 | Implementation of interprocess communication protocol using integrated signal data mode |
Publications (1)
Publication Number | Publication Date |
---|---|
KR980007204A true KR980007204A (en) | 1998-03-30 |
Family
ID=66240616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960024080A KR980007204A (en) | 1996-06-26 | 1996-06-26 | Implementation of interprocess communication protocol using integrated signal data mode |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR980007204A (en) |
-
1996
- 1996-06-26 KR KR1019960024080A patent/KR980007204A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880004380A (en) | Bus master with burst transfer mode | |
KR880010365A (en) | Bus Interface Circuits for Digital Data Processors | |
KR950033863A (en) | I / O system based on intelligent memory | |
KR940012160A (en) | Expandable central processing unit | |
WO1999066416A3 (en) | Resource control in a computer system | |
KR980007204A (en) | Implementation of interprocess communication protocol using integrated signal data mode | |
JPS55154851A (en) | Data transmission system | |
AU2020799A (en) | Processor or core logic unit with internal register for peripheral status | |
KR910003475A (en) | Sequence controller | |
SE9801674D0 (en) | Application specific integrated circuit and transceiver circuit | |
KR940022288A (en) | Bus sharing method in heterogeneous bus system | |
JPS57166759A (en) | Controlling method for common input/output bus | |
KR920014089A (en) | Subscriber module control method using dedicated processor | |
KR970068280A (en) | How to Improve CTI Speed of Communication Devices | |
KR980007804A (en) | One-to-Many Multiprocessor Communication Device and Communication Method | |
KR100258567B1 (en) | Device for transmitting and receiving asynchronous transmission mode cell | |
KR920001889A (en) | User Support Communication Processor Device of Unix System | |
JPS647835A (en) | Local area network system | |
KR950020167A (en) | Switching device from PCI card to ISA card | |
KR19990002305A (en) | Multiport Circuit in the Central Processing Unit (CPU) | |
JPS6410377A (en) | Inter-module communication system | |
KR970016920A (en) | Data communication interface circuit of printer | |
KR970076175A (en) | Internal clock division of GPIO board | |
KR940009855A (en) | Communication device and method | |
KR890015530A (en) | Parallel Data Communication Control Circuit in Redundant Processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960626 |
|
PG1501 | Laying open of application | ||
PC1203 | Withdrawal of no request for examination | ||
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |