[go: up one dir, main page]

KR920001889A - User Support Communication Processor Device of Unix System - Google Patents

User Support Communication Processor Device of Unix System Download PDF

Info

Publication number
KR920001889A
KR920001889A KR1019900008896A KR900008896A KR920001889A KR 920001889 A KR920001889 A KR 920001889A KR 1019900008896 A KR1019900008896 A KR 1019900008896A KR 900008896 A KR900008896 A KR 900008896A KR 920001889 A KR920001889 A KR 920001889A
Authority
KR
South Korea
Prior art keywords
central processor
processor
control
multiplexer
main
Prior art date
Application number
KR1019900008896A
Other languages
Korean (ko)
Inventor
강상근
조수한
Original Assignee
공정곤
동양나이론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 공정곤, 동양나이론 주식회사 filed Critical 공정곤
Priority to KR1019900008896A priority Critical patent/KR920001889A/en
Publication of KR920001889A publication Critical patent/KR920001889A/en

Links

Landscapes

  • Communication Control (AREA)

Abstract

내용 없음No content

Description

유닉스시스템의 이용자지원통신프로세서장치User Support Communication Processor Device of Unix System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 이용자지원통신프로세서장치가 유닉스시스템내에 설치되어 있는 계통도.1 is a system diagram in which a user support communication processor device of the present invention is installed in a Unix system.

제2도는 본 발명의 제1실시예에 관한 이용자지원통신프로세서장치의 내부회로를 도시해 놓은 회로도.2 is a circuit diagram showing an internal circuit of the user assisted communication processor device according to the first embodiment of the present invention.

Claims (1)

로컬프로세서로 채택되어 8개의 비동기포트를 제어하는 자체중앙처리기(4)와, 라인을 제어하는 라인구동/수신부(15)와 접속블록(16)을 거쳐 상기 비동기포트의 수신과 송신을 직접적으로 수행하게 되는 다수의 통신콘트롤러(11-14). 능동모우드시 상기 자체중앙처리기(4)의 실행을 위한 영역으로 되어 있는 다이나믹 RAM는 로컬메모리(20-20'), 능동모우드시 상기 로컬메모리(20-20')로 이동되는 구동 프로그램의 격납과 그후에 상기 주중앙처리기(2)과 상기 자체중앙처리기(4) 사이의 정보영역으로 이용되는 공유메모리(6-6'), 상기 자체중앙처리기(4)를 위한 각종 정보와 기능등을 제어해 주는 자체중앙처리기용 제어 및 스테이터스레지스터(19,21), 상기 주중앙처리기(26)를 위한 각종 정보 및 기능등을 제어해주는 주보오트중앙처리기용 제어 및 스테이터스레지스터(22,23), 능동 및 수동모우드시 다수의 단말기를 위한 비동기포트를 제어할 수 있는 상기 통신콘트롤러(11-14)를 동작시켜 주는 멀티플렉서(24), 상기 공유메모리(6-6')를 동작시켜주는 멀티플렉서(25), 상기 멀티플렉서(24)와 공유메모리제어부(30)의 제어에 의해 데이터의 흐름을 제어하는 트랜시버(26-29) 및, 해당장치를 구별하기 위한 기능지원용 딮스위치(31,32)로 이루어져서 구성되는 것을 특징으로 하는 유닉스시스템의 이용자간 통신 프로세서장치.It is adopted as a local processor to directly receive and transmit the asynchronous port through its own central processor 4 that controls eight asynchronous ports, and a line driver / receiver 15 and a connection block 16 that control the lines. A number of communication controllers (11-14). The dynamic RAM, which is an area for the execution of the central processor 4 in the active mode, includes the storage of the driving program moved to the local memory 20-20 'and the local memory 20-20' in the active mode. Thereafter, the shared memory 6-6 'used as an information area between the main central processor 2 and the self central processor 4, and controls various information and functions for the self central processor 4, etc. Control and status registers (22, 23) for the main robot central processor that controls various information and functions for the main processor (19, 21), the state register (19, 21) Multiplexer 24 for operating the communication controller 11-14 capable of controlling asynchronous ports for a plurality of terminals at the time, multiplexer 25 for operating the shared memory 6-6 ', and the multiplexer Share with 24 Between the users of the Unix system, characterized in that it comprises a transceiver (26-29) for controlling the flow of data by the control of the control unit 30, and 딮 switches (31, 32) for supporting the function to distinguish the device Communication processor unit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900008896A 1990-06-16 1990-06-16 User Support Communication Processor Device of Unix System KR920001889A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900008896A KR920001889A (en) 1990-06-16 1990-06-16 User Support Communication Processor Device of Unix System

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900008896A KR920001889A (en) 1990-06-16 1990-06-16 User Support Communication Processor Device of Unix System

Publications (1)

Publication Number Publication Date
KR920001889A true KR920001889A (en) 1992-01-30

Family

ID=67482620

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900008896A KR920001889A (en) 1990-06-16 1990-06-16 User Support Communication Processor Device of Unix System

Country Status (1)

Country Link
KR (1) KR920001889A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100331752B1 (en) * 1998-12-26 2002-05-09 김형순 Network Service System And its Method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100331752B1 (en) * 1998-12-26 2002-05-09 김형순 Network Service System And its Method

Similar Documents

Publication Publication Date Title
KR950033865A (en) Apparatus and method for time-sharing a microprocessor between a computer and a modem
KR890007157A (en) Data processor
KR950033863A (en) I / O system based on intelligent memory
SE9904271D0 (en) Display system
KR940012160A (en) Expandable central processing unit
KR970002680A (en) Inter-module communication device and method using system bus controller
KR920001889A (en) User Support Communication Processor Device of Unix System
KR970705084A (en) An integrated primary bus and secondary bus controller with reduced pin count,
KR100229897B1 (en) Timing Mode Selection Device According to Direct Memory Access Transmission Method
CA2234635A1 (en) Method and device for exchanging data
KR920000034A (en) DMA controller
KR900005303A (en) Data processing unit
KR920008602A (en) Computer system with multiple input / output devices sharing address space and communication management method between input / output device and processor
EP0473279B1 (en) Communication control apparatus for computing systems
JP2695773B2 (en) Multi CPU control method
KR970002412B1 (en) Communication coprocessor board capable of using dma
KR100251849B1 (en) I/o control board having multiplexing function
KR930022207A (en) Master / Slave Memory Sharing Device and Sharing Control Method
JPH074664Y2 (en) Portable computer
KR970058115A (en) Control System and Method of Redundancy System
JPS57141754A (en) Operator console
KR100275210B1 (en) How to control special keys on the system console
KR100210813B1 (en) Apparatus for resetting packet handler in full electronic switching system
KR960042391A (en) DM controller in high speed medium computer system
JPH0374751A (en) Input/output controller

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19900616

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19900616

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19921030

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 19930422

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 19921030

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I