KR970022714A - Computer and TV, video signal interface device - Google Patents
Computer and TV, video signal interface device Download PDFInfo
- Publication number
- KR970022714A KR970022714A KR1019950038464A KR19950038464A KR970022714A KR 970022714 A KR970022714 A KR 970022714A KR 1019950038464 A KR1019950038464 A KR 1019950038464A KR 19950038464 A KR19950038464 A KR 19950038464A KR 970022714 A KR970022714 A KR 970022714A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- clock signal
- outputting
- computer
- synchronization
- Prior art date
Links
Landscapes
- Color Television Systems (AREA)
Abstract
본 발명은 컴퓨터에서의 영상 신호를 텔레비젼으로 볼 수 있도록 변환하도록 한 컴퓨터와 텔레비젼의 영상 신호 인터페이스 장치에 관한 것으로, 컴퓨터(100)로부터의 R, G, B 색 신호를 직류 레벨의 변동 없이 일정하게 유지시켜서 임시 저장하여 출력하는 제1버퍼부(210)와 ; 상기 컴퓨터(100)로부터의 제1수평, 수직 동기 신호를 임시 저장하여 출력하는 제2버퍼부(220)와 ; 상기 제2버퍼부(220)로부터의 제1수평, 수직 동기 신호에 기초하여 제1클럭 신호를 2분주한 제2클럭 신호와, 읽기/쓰기 제어 신호, 제2수평, 수직 동기 신호를 선택적으로 출력하는 동기 제어부(230)와 ; 상기 동기 제어부(230)로부터의 제1클럭 신호에 의거하여 제1버퍼부(210)로부터의 R, G, B 색 신호를 샘플링하고 소정 비트의 디지탈 색 신호로 변환하여 출력하는 A/D변환부(240)와 ; 상기 동기 제어부(230)로부터의 제1클럭 신호에 동기되어 읽기/쓰기 제어 신호에 의거하여 상기 A/D변환부(240)로부터의 디지탈 색 신호를 하나의 라인량만큼 저장하고, 상기 동기 제어부(230)로부터의 제2클럭 신호에 동기되어 읽기/쓰기 제어 신호에 의거하여 저장된 하나의 라인량만큼의 디지탈 색 신호를 출력하는 라인 메모리부(250)와 ; 상기 라인 메모리부(250)로부터의 디지탈 색 신호를 상기 제2클럭 신호에 의거하여 아날로그 R, G, B 색 신호로 변환하여 출력하는 D/A변환부(260)를 포함하여, 컴퓨터의 게임 및 입체 영상을 대형 텔레비젼등의 디스플레이 장치로 볼 수 있도록 한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a video signal interface device of a computer and a television which converts a video signal from a computer so that it can be viewed on a television. A first buffer unit 210 for temporarily storing and outputting the same; A second buffer unit 220 for temporarily storing and outputting a first horizontal and vertical synchronization signal from the computer 100; A second clock signal obtained by dividing the first clock signal into two parts based on the first horizontal and vertical synchronization signals from the second buffer unit 220, and a read / write control signal and a second horizontal and vertical synchronization signals A synchronization control unit 230 for outputting; An A / D converter configured to sample R, G, and B color signals from the first buffer unit 210 based on the first clock signal from the synchronization controller 230, and convert the R, G, and B color signals into a predetermined bit of digital color signals 240 and; The digital color signal from the A / D converter 240 is stored by one line based on a read / write control signal in synchronization with the first clock signal from the synchronization controller 230, and the synchronization controller ( A line memory section 250 for synchronizing with the second clock signal from 230 and outputting a digital color signal corresponding to one line amount stored based on the read / write control signal; A computer game including a D / A converter 260 for converting the digital color signal from the line memory unit 250 into analog R, G, and B color signals based on the second clock signal and outputting the analog color signal. Stereoscopic images can be viewed on display devices such as large televisions.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 따른 인터페이스 장치에 대한 블럭도.1 is a block diagram of an interface device according to the present invention.
제2도는 본 발명을 설명하기 위한 파형도.2 is a waveform diagram for explaining the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950038464A KR970022714A (en) | 1995-10-31 | 1995-10-31 | Computer and TV, video signal interface device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950038464A KR970022714A (en) | 1995-10-31 | 1995-10-31 | Computer and TV, video signal interface device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970022714A true KR970022714A (en) | 1997-05-30 |
Family
ID=66584917
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950038464A KR970022714A (en) | 1995-10-31 | 1995-10-31 | Computer and TV, video signal interface device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970022714A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100294536B1 (en) * | 1997-12-09 | 2001-07-12 | 윤종용 | Televison output graphic device and the method thereof in computer |
-
1995
- 1995-10-31 KR KR1019950038464A patent/KR970022714A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100294536B1 (en) * | 1997-12-09 | 2001-07-12 | 윤종용 | Televison output graphic device and the method thereof in computer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930018941A (en) | Video input non-parallel scanning device and method | |
KR970057340A (en) | TV's two-screen device | |
KR970022714A (en) | Computer and TV, video signal interface device | |
KR970022682A (en) | Computer and TV, video signal interface device | |
KR970022722A (en) | Video signal interface device of computer and display device | |
KR970022723A (en) | Video signal interface device of computer and display device | |
KR960043855A (en) | TV encoder | |
KR960006583A (en) | Screen size conversion circuit of image signal processor | |
KR100262964B1 (en) | MPEG image scaling device | |
KR20000021706A (en) | Method for processing digital signals and system thereof | |
JPS63257785A (en) | Scanning frequency conversion method | |
KR950004132B1 (en) | Digital rgb encoder | |
KR960009657A (en) | Method and apparatus for displaying a child screen of an image signal processing device having a single tuner | |
KR970004746A (en) | Plasma Display Panel TV Frame Memory Device | |
KR950007564A (en) | Color Video Processing Unit | |
KR100284179B1 (en) | VG-Mode Graphic Data Converter | |
KR950700667A (en) | PROCESS AND CIRCUIT FOR DECODING LETTER-BOX SIGNALS | |
KR970057714A (en) | TV splitter | |
JPS5632887A (en) | Tv signal conversion system using memory for video signal | |
KR900019493A (en) | Color image display device of color LED | |
JPS6111790A (en) | Full range display unit for gray scale | |
KR970003177A (en) | Video processing unit | |
KR970058051A (en) | Converter for converting H.261 video codec having common intermediate format into ITU-R 601 format | |
KR960020547A (en) | Television with Frame Grabber | |
KR890006080A (en) | VCMR (ViDEO CAMERA MEMORY RECORDER) SYSTEM |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19951031 |
|
A201 | Request for examination | ||
PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19960618 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 19951031 Comment text: Patent Application |
|
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 19990127 Patent event code: PE09021S01D |
|
E601 | Decision to refuse application | ||
PE0601 | Decision on rejection of patent |
Patent event date: 19990527 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 19990127 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |