[go: up one dir, main page]

KR950021090A - 반도체 소자의 콘택홀 형성방법 - Google Patents

반도체 소자의 콘택홀 형성방법 Download PDF

Info

Publication number
KR950021090A
KR950021090A KR1019930029780A KR930029780A KR950021090A KR 950021090 A KR950021090 A KR 950021090A KR 1019930029780 A KR1019930029780 A KR 1019930029780A KR 930029780 A KR930029780 A KR 930029780A KR 950021090 A KR950021090 A KR 950021090A
Authority
KR
South Korea
Prior art keywords
contact
forming
stop layer
semiconductor device
etch stop
Prior art date
Application number
KR1019930029780A
Other languages
English (en)
Other versions
KR100187672B1 (ko
Inventor
김춘환
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019930029780A priority Critical patent/KR100187672B1/ko
Priority to JP6325101A priority patent/JPH088208A/ja
Publication of KR950021090A publication Critical patent/KR950021090A/ko
Application granted granted Critical
Publication of KR100187672B1 publication Critical patent/KR100187672B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

본 발명은 반도체 소자의 콘택형성 방법에 관한 것으로, 절연산화막 형성전에 식각방지층을 접합영역 상부에만 형성하고 콘택 형성후 식각방지층을 제거하는 반도체 소자의 콘택 형성방법에 관해 기술된다.

Description

반도체 소자의 콘택홀 형성방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1a도 내지 제f도는 본 발명에 따른 반도체 소자의 콘택형성 방법을 설명하기 위한 소자의 단면도.

Claims (1)

  1. 반도체 소자의 콘택 형성방법에 있어서, 실리콘 기판(1)상에 소자의 분리를 위한 필드 산화막(2), 게이트영역(3), 스페이서 산화막(9) 및 n+또는 p+이온이 주입된 접합영역(4)을 형성하고, 상기 기판(1) 상부 전체면에 소정 두께의 식각방지층(5)을 형성하는 단계와, 상기 단계로부터 노광 및 식각공정으로 콘택이 형성될 부분에 상기 콘택의 크기보다 크게 식각방지층(5)을 잔류시키는 단계와, 상기 단계로부터 절연산화막(6)을 증착한 후 습식 및 건식 식각으로 콘택(7)을 형성하고 식각선택도가 높은 화학용액을 사용하여 콘택(7) 하부의 식각 방지층(5)을 제거하는 단계와, 상기 단계로부터 선택 텅스텐 증착공정을 이용하여 실리콘 기판(1)에서 텅스텐(10)을 성장시켜 콘택(7)을 완전히 매립하는 단계와, 상기 단계로부터 알루미늄 스퍼터링 증착법을 이용하여 금속배선(8)을 형성하는 단계로 이루어지는 것을 특징으로 하는 반도체 소자의 콘택형성방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930029780A 1993-12-27 1993-12-27 반도체 소자의 콘택홀 형성방법 KR100187672B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019930029780A KR100187672B1 (ko) 1993-12-27 1993-12-27 반도체 소자의 콘택홀 형성방법
JP6325101A JPH088208A (ja) 1993-12-27 1994-12-27 半導体素子のコンタクトホ−ル形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930029780A KR100187672B1 (ko) 1993-12-27 1993-12-27 반도체 소자의 콘택홀 형성방법

Publications (2)

Publication Number Publication Date
KR950021090A true KR950021090A (ko) 1995-07-26
KR100187672B1 KR100187672B1 (ko) 1999-06-01

Family

ID=19372786

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930029780A KR100187672B1 (ko) 1993-12-27 1993-12-27 반도체 소자의 콘택홀 형성방법

Country Status (2)

Country Link
JP (1) JPH088208A (ko)
KR (1) KR100187672B1 (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101734207B1 (ko) 2010-10-13 2017-05-11 삼성전자주식회사 반도체 소자 및 그 제조 방법
TW202118029A (zh) * 2019-06-26 2021-05-01 日商索尼半導體解決方案公司 半導體裝置及其製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0547700A (ja) * 1991-08-20 1993-02-26 Sony Corp 配線の形成方法
JPH05251404A (ja) * 1992-03-04 1993-09-28 Nec Corp 絶縁体層のドライエッチング方法

Also Published As

Publication number Publication date
KR100187672B1 (ko) 1999-06-01
JPH088208A (ja) 1996-01-12

Similar Documents

Publication Publication Date Title
KR920001625A (ko) 표면적이 극대화된 실리콘층 및 그 제조방법
KR940020531A (ko) 콘택홀에 금속플러그 제조방법
KR950021084A (ko) 금속선과 콘택 플러그의 동시 형성방법
KR930009023A (ko) 선택적 텅스텐 박막의 2단계 퇴적에 의한 콘택매립방법
KR940002952A (ko) 반도체 장치 및 그 제조방법
KR950021090A (ko) 반도체 소자의 콘택홀 형성방법
KR950012603A (ko) 반도체 소자 제조 방법
KR930005118A (ko) 반도체 장치의 제조방법
KR930011116A (ko) 반도체장치의 제조방법
KR930003366A (ko) 반도체 장치의 소자 분리방법
KR970052785A (ko) 반도체 소자 제조방법
KR950004583A (ko) 박막 트랜지스터 제조방법
KR960026210A (ko) 미세콘택 형성방법
KR970008347A (ko) 반도체 소자의 금속층 형성방법
KR970003520A (ko) 미세 반도체 소자의 콘택홀 형성방법
KR970003708A (ko) 반도체 소자의 게이트 전극의 제조방법
KR930024106A (ko) 반도체 소자의 콘택형성방법
KR970023720A (ko) 반도체 장치의 접촉홀 형성 방법
KR970052779A (ko) 반도체 기판 형성방법
KR930005252A (ko) 박막 트랜지스터의 제조방법
KR960026221A (ko) 반도체 소자 제조방법
KR970004080A (ko) 박막트랜지스터 제조방법
KR900002426A (ko) 선택적 하부면 도핑기술을 이용한 반도체 소자의 소스영역 형성방법
KR960026181A (ko) 플러그 형성방법
KR950009914A (ko) 반도체 소자의 소오스/드레인 접합부 형성방법

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19931227

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19960209

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19931227

Comment text: Patent Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19981028

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19990106

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19990107

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20011214

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20021223

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20031219

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20041220

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20051219

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20061211

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20080102

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 20090102

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 20090102

Start annual number: 11

End annual number: 11

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20101210